IFPAC System Documentation


Legend:
Red - Document empty
Yellow - Document in progress
Green - Document completed

ZTFDesignDocumentTemplate - Use this template for design documents

Hardware
  • Single Board Controller
    • Single Board Controller Overview
      • Single Board Controller Layout Documents
        • Functional block placement (clock functions, bias functions, and signal chain) - Empty Document
        • Ground plane layout and analysis - Empty Document
        • Configuration Control - Empty Document
        • Power consumption - Empty Document
        • Board temperature gradients and thermal analysis - Empty Document
    • Clock Driver
      • Clock Driver Schematic Documents
        • All clock channels - Empty Document
      • Clock Driver Design Documents
        • Clock Design and Noise Analysis - Empty Document
          • Clock voltage range
          • Clock voltage resolution
          • Clock voltage noise analysis
          • Clock voltage amplifier design
          • Clock driving current and load analysis
          • Clock switching speed
          • Required voltages
          • Power supply noise requirements (PSRR Analysis)
          • Power consumption
          • Heat dissipation/Thermal analysis
    • Bias Voltages
      • Bias Voltage Schematic Documents
        • All bias channels - Empty Document
      • Bias Voltage Design Documents
        • Bias Design and Noise Analysis - Empty Document
          • Bias voltage range
          • Bias voltage resolution
          • Bias voltage noise analysis
          • Bias voltage amplifier design
          • Bias voltage driving current and load analysis
          • Required voltages
          • Power supply noise requirements (PSRR Analysis)
          • Power consumption
          • Heat dissipation/Thermal analysis
    • Video Chain
      • Video Chain Schematic Documents
      • Video Chain Design Documents
        • Preamplifier Design and Noise Analysis Document - Last updated 1/10/2014
          • Grounding Scheme (mixed-signal ground plane analysis)
          • Power supply noise analysis (PSRR Analysis and ADC bias analysis)
          • Required voltages
          • Power consumption
          • Heat dissipation/thermal analysis
        • ADC Buffer Amplifier Design and Noise Analysis - Last updated 1/10/2014
          • Anti-Aliasing Filter Design - Last updated 1/10/2014
          • ADC communications/digital interface
          • Video chain voltage offset noise analysis
          • ADC biasing scheme
          • Grounding Scheme (mixed-signal ground plane analysis)
          • Power supply noise analysis (PSRR Analysis and ADC bias analysis)
          • Required voltages
          • Power consumption
          • Heat dissipation/thermal analysis
    • On-Board Digital Logic
      • FPGA Design Documents
        • FPGA block diagram
        • FPGA schematic and pinout
        • FPGA core firmware
        • Multi-board FPGA synchronization
        • Programmability/diagnostic outputs
        • USB communication interface
        • Clock driver interface
        • Waveform generator
        • DAC interface
        • ADC interface
        • Data processing
        • Required voltages
        • Power consumption
        • Heat dissipation/thermal analysis
      • Communication Design Documents
        • Communication block diagram
        • Communication schematic
        • USB Communication chipset
        • FPGA/USB interface
        • Communication Traffic Control
        • Fiber optic chipset
        • USB configuration
        • Required voltages
        • Power consumption
        • Heat dissipation/thermal analysis
    • Chassis
      • Power Supply Board vs. Chassis Power Supply Trade Study
        • Trade off study of power supply board versus power for chassis
        • Voltage/Current Requirements
        • Voltage Noise Requirements
        • Power Dissipation
        • Thermal Analysis/Thermal Management/Active Cooling
        • Connector Pinouts
      • Backplane Documents
        • Full backplane schematic
        • Connector Pinouts
        • Mounting Hardware
        • Test Points
      • Mechanical Documents
        • Solidworks drawing of Chassis
        • Mounting points for Chassis
        • Cooling/Temperature Monitoring of Chassis
        • State of Health Monitoring of Chassis

Host Software
  • Communication
    • Firmware for USB chipset
    • Communication Protocol
  • FPGA Code
    • FPGA Core Firmware Document
    • Firmware Updating/Maintenance
  • Waveform Generation
    • Waveform Generation Document
    • Waveform Creator Software
    • Waveform Loader Software
  • Host Computer Code

User Manuals

-- StephenKaye - 02 Jan 2014

Topic attachments
I Attachment History Action SizeSorted ascending Date Who Comment
Microsoft Word filedocx ZTFDesignDocumentTemplate.docx r1 manage 22.3 K 2014-01-13 - 20:18 UnknownUser Design Document Template
PDFpdf ADCBufferSchematic.pdf r1 manage 35.6 K 2014-01-10 - 23:41 UnknownUser ADC Buffer Schematic
Microsoft Word filedocx VideoPostProcessorDesignDocument.docx r1 manage 148.1 K 2014-01-10 - 22:42 UnknownUser ADC Buffer Design and Noise Analysis
Microsoft Word filedocx Anti-AliasingFilterDesign.docx r1 manage 720.6 K 2014-01-10 - 22:48 UnknownUser Anti-Aliasing Filter Design and Motivation
Microsoft Word filedoc PreamplifierDesignDocument.doc r1 manage 1257.0 K 2014-01-09 - 00:24 UnknownUser Preamplifier Design and Noise Analysis Document
Edit | Attach | Watch | Print version | History: r17 | r11 < r10 < r9 < r8 | Backlinks | Raw View | Raw edit | More topic actions...
Topic revision: r9 - 2014-01-13 - StephenKaye
 
  • Edit
  • Attach
This site is powered by the TWiki collaboration platform Powered by PerlCopyright © 2008-2024 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback