IFPAC System Documentation
Legend:
Red
- Document empty
Yellow
- Document in progress
Green
- Document completed
Hardware
Single Board Controller
Single Board Controller Overview
Single Board Controller Layout Document
Functional block placement (clock functions, bias functions, and signal chain)
Ground plane layout and analysis
Configuration Control
Power consumption
Board temperature gradients and thermal analysis
Clock Driver
Clock Driver Schematic Document
All clock channels
Clock Driver Design Document
Clock voltage range
Clock voltage resolution
Clock voltage noise analysis
Switching speed analysis
Clock driver amplifier design
Driving current and load analysis
Required voltages
Power Supply Noise Requirements (PSRR Analysis)
Power consumption
Thermal Analysis
Heat dissipation/Thermal analysis
Bias Voltages
Bias Voltage Schematic Document
All bias channels
Bias Voltage Design Document
Bias voltage range
Bias voltage resolution
Bias voltage noise analysis
Bias voltage amplifier design
Bias voltage driving current and load analysis
Required voltages
Power supply noise requirements (PSRR Analysis)
Power consumption
Heat dissipation/Thermal analysis
Video Chain
Video Chain Schematic Document
All video channels
Video Chain Design Document
Preamplifier design and noise analysis
ADC buffer amplifier design and noise Analysis
Video chain voltage offset noise analysis
ADC biasing scheme
ADC anti-aliasing filter design
ADC communications/digital interface
Grounding Scheme (mixed-signal ground plane analysis)
Power supply noise analysis (PSRR Analysis and ADC bias analysis)
Required voltages
Power consumption
Heat dissipation/thermal analysis
On-Board Digital Logic
FPGA Design Document
FPGA block diagram
FPGA schematic and pinout
FPGA core firmware
Multi-board FPGA synchronization
Programmability/diagnostic outputs
USB communication interface
Clock driver interface
Waveform generator
DAC interface
ADC interface
Data processing
Required voltages
Power consumption
Heat dissipation/thermal analysis
Communication Design Document
Communication block diagram
Communication schematic
USB Communication chipset
FPGA/USB interface
Communication Traffic Control
Fiber optic chipset
USB configuration
Required voltages
Power consumption
Het dissipation/thermal analysis
Chassis
Power Supply Board vs. Chassis Power Supply Trade Study
Trade off study of power supply board versus power for chassis
Voltage/Current Requirements
Voltage Noise Requirements
Power Dissipation
Thermal Analysis/Thermal Management/Active Cooling
Connector Pinouts
Backplane
Full backplane schematic
Connector Pinouts
Mounting Hardware
Test Points
Mechanical
Solidworks drawing of Chassis
Mounting points for Chassis
Cooling/Temperature Monitoring of Chassis
State of Health Monitoring of Chassis
Host Software
Communication
Firmware for USB chipset
Communication Protocol
FPGA Code
FPGA Core Firmware Document
Firmware Updating/Maintenance
Waveform Generation
Waveform Generation Document
Waveform Creator Software
Waveform Loader Software
Host Computer Code
Command Line Library
Command Line Library
DAC Commands
Bias Commands
Clock Commands
Self-Diagnostics
Board Temperature Monitor
Exposure Control
Shutter Interface
Digital Status Bits
User Manuals
Observer Use
GUI Description and Use
Image File Format Document
Image File Format Document
Header Data
Compression Algorithm
Interlacing/De-Interlacing Protocol
Quick-Look Image Software
--
StephenKaye
- 02 Jan 2014
PreamplifierDesignDocument.doc
: Preamplifier Design and Noise Analysis Document
Attachments
Attachments
Topic attachments
I
Attachment
History
Action
Size
Date
Who
Comment
doc
PreamplifierDesignDocument.doc
r1
manage
1257.0 K
2014-01-09 - 00:24
UnknownUser
Preamplifier Design and Noise Analysis Document
This topic: Palomar/ZTF
>
WebHome
>
DetectorReadout
>
IfpacDocumentation
Topic revision: r7 - 2014-01-09 - StephenKaye
Copyright © 2008-2024 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki?
Send feedback