


ANALOG PROCESSING

By assembling this resistor (R1) we have option of not using buffer for Offset.



OFFSET VOLTAGE-1


OFFSET VOLTAGE-2

By assembling this resistor (R35) we have option of not using buffer for Offset.

ADC VDD2 REGULATOR





ADC VDD1 REGULATOR

PROGRAMMABLE BIPOLAR BIAS VOLTAGE




V+_ANALOG_CH1 = 5.5V

V-_ANALOG_CH1 = -5.5V




| | | |
|-----------------------|--|--------------|
| IUCAA | | |
| Title IFPAC | | |
| Size | Document Number D:\kalpesh\clock\test_8.dsn | Rev V2 |
| Date: | Thursday, October 24, 2013 | Sheet 2 of 5 |

PROGRAMMABLE UNIPOLAR BIAS VOLTAGE




0-5V


V+_ANALOG_CH1 = 5.5V




GAIN = 6.8



GAIN = 6.8




GAIN = 6.8




GAIN = 6.8

| | | |
|-------------|-----------------------------|--------------|
| IUCAA | | |
| Title IFPAC | | |
| Size | Document Number | Rev |
| | D:\kalpesh\clock\test_8.dsn | V2 |
| Date: | Thursday, October 24, 2013 | Sheet 3 of 5 |


PROGRAMMABLE BILEVEL CLOCK



PROGRAMMABLE TRILEVEL CLOCK



By assembling this resistor we have option of not using BUF634X/BB



| | | |
|--|--|-----------|
| IUCAA PUNE UNIVERSITY CAMPUS GANESHKHIND | | |
| Title IFPAC | | |
| Size | Document Number D:\KALPESH\CLOCK\TEST_8.DSN | Rev v2 |
| Date: Thursday, October 17, 2013 | Sheet | 5 of 5 |