ANALOG PROCESSING

By assembling this resistor (R1) we have option of not using buffer for Offset.

R1 0

OFFSET VOLTAGE-1

V+_ANALOG_CH1 — R2 1 — C5 0.1uF — C6 33pF — R3 499 — C7 10uF — U3 AD8099_V3 — R4 250 — R7 50 — R8 50 — R10 50 — C17 2pF — C23 0.5p — C25 10uF CMAX — C26 0.1uF — R16 1 — V-_ANALOG_CH1

VS3A — VS3B — FLTR_GND_CH1_4 — GND_ANALOG_CH1

U5 AD5678 — SCLK_TTL — NSYNC_TTL — DIN_TTL — C20 0.1uF — C21 10uF — C22 0.1uF

DAC C,D,E,F 12 BIT
DAC A,B,G,H 16 BIT

U6 AD8099_V3 — C30 33pF — R23 499 — R25 250 — R30 TBD — R29 50 — R32 50 — C38 2pF — C39 5pF — VS1A — VS1B

R34 0

By assembling this resistor (R35) we have option of not using buffer for Offset.

OFFSET VOLTAGE-2

U1 ADG1636 — Filter Restore — V+_SW_CH1 — V-_SW_CH1 — C10 10uF — C8 0.1uF — C9 0.1uF — C12 10uF — GND_SW_CH1_4 — FLTR_GND_CH1_4

V-_ANALOG_CH1 — R9 1 — C16 0.1uF — C18 10uF — R11 2K — R12 2K — R14 2K — R17 2K — R19 2K — R20 2K — PreAmp+ — PreAmp-

U4 ADA4938_V1 — R15 20 — R18 20 — C24 56pF — C27 56pF — C29 0.1uF — C31 10uF — R24 1 — V+_ANALOG_CH1

R27 1K — C34 56pF — R28 1K

5V_VDD1_CH1 — 2.5V_VDD2_CH1 — C1 0.1uF — C4 0.1uF — C11 10nF — C13 10uF CMAX — R5 10K — R6 10K — C19 0.1uF

10uF Ceramic low ESR — 10uF Ceramic low ESR — C2 — C3

The 2.5V supply source should supply this pin first and then be traced to the other VDD2 pins(7,18)

U2 AD7626 — FERRITE 220R 100MHz L1 — C14 0.1uF — C15 0.1uF — R13 100 — R21 100 — R26 100 — C280.1uF

CLK+_CH1_4 — CLK-_CH1_4 — DCO+_CH1 — DCO-_CH1 — D+_CH1 — D-_CH1 — CNV+_CH1_4 — CNV-_CH1_4

V-_ANALOG_CH1 — R22 1 — C32 0.1uF — C33 10uF — AD8031a/AD — U7 — R31 1 — C35 0.1uF — C36 10uF — C37 0.1uF — R33 10K — DCO+_CH1

ADC VDD2 REGULATOR

U8 REG102 — V+_ANALOG_CH1 — NR_CH1 — C42 0.1uF — C44 0.01uF — R35 0 — C40 10uF — R36 11.3K — R38 11.5K — 2.5V_VDD2_CH1

ADC VDD1 REGULATOR

LP2985-50DBVTG4

U9 LP2985-50DBVTG4 — V+_ANALOG_CH1 — C41 0.1uF — C45 0.01uF — C43 10uF CMAX — R37 0 — 5V_VDD1_CH1

	IUCAA PUNE UNIVERSITY CAMPUS GANESHKHIND	
Title	IFPAC	
Size	Document Number D:\KALPESH\CLOCK\TEST_8.DSN	Rev V2
Date: Thursday, October 17, 2013	Sheet 1 of 5	

PROGRAMMABLE BIPOLAR BIAS VOLTAGE







IUCAA		
Title: IFPAC		
Size	Document Number: D:\kalpesh\clock\test_8.dsn	Rev: V2
Date: Thursday, October 17, 2013	Sheet 2 of 5	

PROGRAMMABLE UNIPOLAR BIAS VOLTAGE











IUCAA		
Title: IFPAC		
Size	Document Number: D:\kalpesh\clock\test_8.dsn	Rev: V2
Date: Thursday, October 17, 2013	Sheet 3 of 5	

PROGRAMMABLE BILEVEL CLOCK









	IUCAA PUNE UNIVERSITY CAMPUS GANESHKHIND	
Title	IFPAC	
Size	Document Number D:\KALPESH\CLOCK\TEST_8.DSN	Rev V2
Date: Thursday, October 17, 2013	Sheet 4 of 5	

PROGRAMMABLE TRILEVEL CLOCK





By assembling this resistor we have option of not using BUF634X/BB



	IUCAA PUNE UNIVERSITY CAMPUS GANESHKHIND	
Title	IFPAC	
Size	Document Number D:\KALPESH\CLOCK\TEST_8.DSN	Rev V2
Date: Thursday, October 17, 2013	Sheet 5 of 5	