IFPAC Milestones Ver 0.3

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Sr No | Task Name | Finish Date | Current Status | Comments |
| 1 | Deliver Instructions on Waveform Generation | June 2013 | Under Progress | Instructions for CCD231-C6 or for 2k\*2k CCD? |
| 2 | Host Computer Interface Instructions Document  | June 2013 | Under Progress | Only for supported Commands |
| 3 | Test Data for Clock Board  | 3rd Quarter 2013 | Testing started | Basic Rise and fall time tests possible.  |
| 4 | Component Procurement and Assembly of Clock Driver Card  | 2nd Quarter 2013 | Started |  |
| 5 | ***Deliver Prototype Backplane Board, along with Cables to Caltech*** | 3rd Quarter 2013 | Partial Assembly completed | Who delivers Computers and Power Source(s)? |
| 6 | Deliver Prototype Clock Board to Caltech | 3rd Quarter 2013 | Soon Order for assembly will go soon.  | One month after test setup is ready (Power Supply)  |
| 7 | Test Data for Analog Board | 3rd Quarter 2013 | Working on test setup | ADC and Bias Voltage Tests? One month after test setup is ready  |
| 8 | Component Procurement and Assembly of Analog Card | 3rd Quarter 2013 | Initiated |  |
| 9 | Deliver prototype Analog Card (ADC and Bias Assembled) | 3rd Quarter 2013 | Bias is getting tested and ADC test will soon start. | Only Two Bias voltages card and 2 Channels of Analog CDS |
| 10 | ***Selection of Connectors, Cables and Interconnection Scheme, Between Cards i.e. Backplane Card, CCD Clocks, Biases and O/P connectors for 2g System.***  | ?? | Not Started | Need to understand in details interconnecting scheme for ZTF camera |
| 11 | Schematics for Preliminary Second Generation (2G) Clock Board | 2nd Quarter 2013 | Not Started |  |
| 12 | Schematics for Preliminary Second Generation (2G) Analog Card | 2nd Quarter 2013 | Not Started |  |
| 13 | ***Schematics for 2G for Backplane Card***  |  | Not Started | ***See comments 7*** |
| 14 | Write up of preliminary 2G design Performance | 3rd Quarter 2013 |  |  |
| 15 | IFPAC PDR | 3rd Quarter 2013 |  |  |
| 16 | ***Post PDR Schematics for Backplane Board*** | 4th Quarter 2013 |  |  |
| 17 | Post PDR Schematics for Analog Board | 4th Quarter 2013 |  |  |
| 18 | Post PDR Schematics for Clock Board | 4th Quarter 2013 |  |  |
| 19 | Write up of 2G design Performance | 4th Quarter 2013 |  |  |
| 20 | ***Post PDR Connector, cables selection*** | 4th Quarter 2013 |  |  |
| 21 | ***Component procurement for Analog, Clock and Backplane Card*** | 4th Quarter 2013 |  |  |
| 21 | ***PCB Designing of Preliminary Second Generation (2G) Backplane Card*** | 1st Quarter 2014 |  |  |
| 22 | ***PCB Fabrication and Assembly of Backplane Card*** | 2nd Quarter 2014 |  |  |
| 23 | ***PCB Designing of Preliminary Second Generation (2G) Analog Card*** | 1st Quarter 2014 |  |  |
| 24 | ***PCB Fabrication and Assembly of Analog Card*** | 2nd Quarter 2014 |  |  |
| 25 | ***PCB Designing of Preliminary Second Generation (2G) Clock Card***  | 1st Quarter 2014 |  |  |
| 26 | ***Fabrication and Assembly of Clock Card*** | 2nd Quarter 2014 |  |  |
| 27 | ***Firmware development (VHDL)***  | 2nd Quarter 2014 |  |  |
| 28 | ***Firmware Simulation*** | 2nd Quarter 2014 |  |  |
| 29 | ***Host Software development*** | 2nd Quarter 2014 |  |  |
| 30 | Test Data for 2G Clock Card | 3rd Quarter 2014 |  |  |
| 31 | Test Data for 2G Analog Card | 3rd Quarter 2014 |  |  |
| 32 | ***Test data of 2G Two Card System (Controller)***  | 3rd Quarter 2014 |  |  |
| 33 | Deliver 2G two card Controller to Caltech | 3rd Quarter 2014 |  |  |
| 34 | IFPAC FDR |  |  |  |
| 35 | ***Schematics for Final Backplane Card***  |  |  |  |
| 36 | Schematics for Final Analog Card  |  |  |  |
| 37 | Schematic for Final Clock Card  |  |  |  |
| 38 | Write up for Final Design Performance |  |  |  |
| 39 | ***PCB Designing of Final Backplane Card***  |  |  |  |
| 40 | ***Component procurement, PCB Fabrication and Assembly of Backplane Card*** |  |  |  |
| 41 | ***PCB Designing of Final Clock Card***  |  |  |  |
| 42 | ***Component procurement, PCB Fabrication and Assembly of Clock Card*** |  |  |  |
| 43 | ***PCB Designing of Final Analog Card***  |  |  |  |
| 44 | ***Component procurement, PCB Fabrication and Assembly of Clock Card*** |  |  |  |
| 45 | Test Data for Final Analog Card |  |  |  |
| 46 | Test Data for Final Analog Card |  |  |  |
| 47 | ***Test data of 2G Two Card System (Controller)*** |  |  |  |
| 48  | Begin Production of Controller Board Sets |  |  |  |

1St Quarter Starts on 1st April of the year.