

A HIGH PERFORMANCE MODULAR CCD CONTROLLER



Rev 1.0.742 – April 7, 2015



Copyright © 2015 Semiconductor Technology Associates, Inc. 27122 Paseo Espada, Ste 1004, San Juan Capistrano, CA 92675 (949) 481-1595 – http://www.sta-inc.net – <u>customerservice@sta-inc.net</u>

Table of Contents

ntroduction	8
Archon Feature Summary	8
Basic Operation	9
Clock Driver Module	9
DC Bias Modules	10
ADC Module	10
High Speed Clock Module	11
LVDS Clock Module	11
Heater Module	11
Archon Chassis	12
Backplane X12	13
Communication	13
Hardware Triggers	13
Synchronization (Backplane Rev. D and earlier)	15
Synchronization (Backplane Rev. E and later)	
Power	16
Modules	17
ADC Module	19
Driver Module	22
LVBias/LVXBias Module	23
HVBias/HVXBias Module	25
HS (High Speed) Module	26
LVDS Module	28
Heater Module	29
System Power	31
Power Consumption	
Communication	34
SYSTEM	
STATUS	
TIMER	
FRAME	

FETCHLOG	38
LOCKn	38
VERIFYMODxxyyyyzzzz	
ERASEMODxx	
FLASHMODxxyyyyzzzzzz	
ERASExxxxxxxyyyyyyyy	
FLASHxxxxyyyyyy	
VERIFYxxxxyyyy	
REBOOT	
WARMBOOT	
FETCHxxxxxxxyyyyyyy	
WCONFIGxxxxtttttt	
RCONFIGxxxx	
CLEARCONFIG	
APPLYALL	
POWERON	
POWEROFF	
LOADTIMING	
LOADPARAMS	40
LOADPARAM p	40
PREPPARAM p	40
RESETTIMING	40
HOLDTIMING	40
RELEASETIMING	40
APPLYMODxx	40
APPLYSYSTEM	40
APPLYCDS	40
FLASHACTIVECONFIG	40
ERASESTOREDCONFIG	40
APPLYNET	41
onfiguration	42
IP	42
	LOCKn VERIFYMODXxyyyyzzz. ERASEMODxx FLASHMODxxyyyyzzzzzz. ERASExxxxxxyyyyyyy ERASExxxxxxyyyyyyy. FLASHxxxyyyyy VERIFYxxxxyyyyy. REBOOT WARMBOOT FETCHxxxxxxxyyyyyyy. WCONFIGXxxxttLttt. RCONFIGXxxx CLEARCONFIG. APPLYALL. POWERON. POWERON. POWEROFF. LOADTIMING. LOADTIMING. LOADPARAMS. LOADPARAMS. LOADPARAM p. PREPPARAM p. RESETTIMING. HOLDTIMING. RESETTIMING. APPLYMODXX APPLYSTEM APPLYSTEM APPLYSTEM APPLYSTEM APPLYNDS. FLASHACTIVECONFIG. ERASESTOREDCONFIG. ERASESTOREDCONFIG. APPLYNET figuration

PORT	42
LINECOUNT	42
LINES	43
LINEn	43
STATES	43
STATEn/NAME	43
STATEn/CONTROL	43
STATEn/MODi	43
PARAMETERS	43
PARAMETERn	43
CONSTANTS	
CONSTANTn	43
SHP1	43
SHP2	43
SHD1	43
SHD2	43
BIGBUF	43
RAWENABLE	44
RAWSEL	
RAWSTARTLINE	44
RAWENDLINE	
RAWSTARTPIXEL	44
RAWSAMPLES	
SAMPLEMODE	
PIXELCOUNT	
FRAMEMODE	
TAPLINES	
TAPLINEn	
TRIGOUTFORCE	
TRIGOUTLEVEL	
TRIGOUTINVERT	
TRIGOUTPOWER	45

EXTCLOCK	45
MODn/LABELi	45
MODn/FASTSLEWRATEi	45
MODn/SLOWSLEWRATEi	45
MODn/ENABLEi	45
MODn/CLAMPHIGH	45
MODn/CLAMPLOW	45
MODn/CLAMP1	45
MODn/CLAMP2	45
MODn/CLAMP3	45
MODn/CLAMP4	46
MODn/PREAMPGAIN	46
MODn/LVLC_LABELi	46
MODn/LVHC_LABELi	46
MODn/LVLC_Vi	46
MODn/LVLC_ORDERi	46
MODn/LVHC_Vi	46
MODn/LVHC_ORDERi	46
MODn/LVHC_ENABLEi	46
MODn/LVHC_ILi	46
MODn/HVLC_LABELi	46
MODn/HVHC_LABELi	46
MODn/HVLC_Vi	46
MODn/HVLC_ORDERi	46
MODn/HVHC_Vi	47
MODn/HVHC_ORDERi	47
MODn/HVHC_ENABLEi	47
MODn/HVHC_ILi	47
MODn/HEATERAENABLE	47
MODn/HEATERBENABLE	47
MODn/HEATERAFORCE	47
MODn/HEATERBFORCE	47

MODn/HEATERAFORCELEVEL	47
MODn/HEATERBFORCELEVEL	47
MODn/HEATERALIMIT	47
MODn/HEATERBLIMIT	47
MODn/HEATERASENSOR	47
MODn/HEATERBSENSOR	47
MODn/HEATERASENSORTYPE	48
MODn/HEATERBSENSORTYPE	48
MODn/SENSORALOWERLIMIT	48
MODn/SENSORAUPPERLIMIT	48
MODn/SENSORBLOWERLIMIT	48
MODn/SENSORBUPPERLIMIT	48
MODn/HEATERATARGET	48
MODn/HEATERBTARGET	48
MODn/HEATERAP	48
MODn/HEATERBP	48
MODn/HEATERAI	48
MODn/HEATERBI	48
MODn/HEATERAIL	48
MODn/HEATERBIL	48
MODn/HEATERAD	49
MODn/HEATERBD	49
MODn/HEATERUPDATETIME	49
MODn/HEATERARAMP	49
MODn/HEATERBRAMP	49
MODn/HEATERARAMPRATE	49
MODn/HEATERBRAMPRATE	49
MODn/DIO_LABELi	49
MODn/DIO_SOURCEi	49
MODn/DIO_DIRi	49
MODn/DIO_POWER	49
MODn/HS_LABELi	49

MODn/MAG_LABELi	50
MODn/HS_LABELi	50
MODn/MAG_Vi	50
MODn/OFS_Vi	50
MODn/LVDS_LABELi	50
Timing Core	51
Instructions	51
Timing Script	52
Timing Core States	54
Sampling and Deinterlacing	56
Raw Samples	57
Frame Buffers	57
GUI	58
System Tab	60
Timing Script Tab	60
Timing States Tab	61
Parameters Tab	61
CDS/Deint Tab	62
Image Tab	62
Plot Tabs	62
Raw Tabs	63
ADC Tab	63
Driver Tab	63
Bias Tabs	63
Basic Examples	63
Grounding	70
Appendix A: Test Clock Configuration File	71
Appendix B: Basic Example Configuration File	75

Introduction

Archon is a high performance modular CCD controller developed by Semiconductor Technology Associates, Inc (STA). This manual provides an overview of the controller followed by detailed descriptions of the hardware and software. A top level block diagram is shown in Figure 1.



Figure 1: Top Level Block Diagram

An Archon system receives configuration information from and sends status and image data to a host PC via a gigabit Ethernet connection (either copper or fiber). Power is supplied to Archon through a circular connector carrying the DC voltages necessary for a particular system. The CCD to be operated is connected to Archon through a custom interface board, built to route signals from the CCD cabling to the internal Archon module connectors.

Archon Feature Summary

- Compact size: 11.5" x 8" x 4.5" (29.21 x 20.32 x 11.43 cm)
- Modular: 12 slots for ADC, clock driver, bias, heater, or other custom modules
- Dense: Up to 4 ADC modules for 16 total CCD outputs
- Low weight: 8.5 lbs (3.9 kg) for a typical 4 channel system
- Low power: 41 W for a typical 4 channel system
- High dynamic range: 108 dB at 100 kHz, 98 dB at 1 MHz using 16 or 32 bits per sample
- Easy interfacing: standard gigabit network interface, either copper or fiber SFP module
- On-board frame buffer: 2GB RAM for flexible readout
- Timing core: 100 MHz master clock for 10 ns timing resolution
- ADC Module: 4 fully differential AC-coupled 100 MHz 16 bit channels using digital CDS, and software selectable 1.33 V or 4 V input range
- Clock Driver Module: 8 channels of 100 MHz 14-bit DACs for generating slew-rate controlled, multi-level clocks from -13.000...+13.000 V
- Low Voltage Bias Module: 30 total biases at -14.000...+14.000 V, with 6 high power channels supplying up to 500 mA each (programmable current limit), and 24 low power channels supplying up to 10 mA each (1 A max total current per module)

- High Voltage Bias Module: 30 total biases at 0.000...+31.000 V, with 6 high power channels supplying up to 250 mA each (programmable current limit), and 24 low power channels supplying up to 10 mA each (1 A max total current per module)
- High Speed Clock Module: 12 channels of LVDS clocks with 1 ns resolution, 12 clock magnitudes from 5.000...14.000V (up to 1A each), 12 clock offsets from -14.000V...+14.000V (10 mA each)
- LVDS Clock Module: 16 channels of LVDS clocks with 10 ns resolution, +3.3V, +/-5V, +/-16V supplies (1A each)
- Digital I/O: General purpose digital I/O lines powered internally or externally are on the LVBias, Heater, HS and LVDS modules (8 lines on LVBias/Heater, 4 lines on HS/LVDS)
- All biases monitor current and voltage
- Triggering: opto-isolated BNC input and output
- Synchronization: multiple controllers can be synchronized over dedicated Cat5 cable
- Software: example GUI application provided with source for Windows and Linux
- Temperature: operating range -20C to +40C

Basic Operation

High level system configuration is accomplished by a 32-bit CPU embedded in the Archon backplane master FPGA. This CPU communicates with an upstream host (typically a data capture computer) via gigabit Ethernet using a human-readable serial text stream of commands and responses. The 32-bit CPU translates high level camera configuration commands from the host (bias voltages, clock timing, etc.) into low level commands for the FPGAs on each installed module (DACs, ADCs, etc).

The clock sequences needed to read out a CCD are generated by timing cores embedded in each FPGA. The backplane supplies a master 100 MHz clock to all timing cores. The timing cores are simple processors/state machines, with an instruction set composed of NOPs, JUMPs, CALLs, and RETURNs. Each instruction executes in a single master clock cycle (10 ns). Instruction execution can be conditional on user-set parameters. The call stack allows subroutines to be nested 16 deep. Each instruction in memory has an associated set of output signals for that clock state specific to a particular module, including clock voltage levels, clamp and sample timing for the ADCs, and triggers.

Clock Driver Module

Each clock driver module has 8 channels of 100 MHz 14-bit DACs, with output swings of -13.000 V to +13.000 V (~2 mV resolution). Every clock driver has a target voltage that is set at each 10 ns clock tick. Each clock slews towards its current target at a selectable fast or slow rate. The fast and slow slew rates are configurable per channel, and the slew rate can be changed to fast or slow at each clock tick. This flexibility makes it possible to extract maximum performance from a CCD. For example, a CCD area clock could be programmed to slew slowly from inversion to a voltage just out of inversion, followed by a fast slew to its nominal high level, minimizing spurious charge and maximizing the readout rate. The same clock could then go to a very high voltage during integration to optimize MTF. The clock drivers have a series 50 ohm resistor, which is usually the limiting factor for the maximum slew rate when driving heavy capacitive loads. For light loads, the 10% to 90% time for a 10V swing is typically 22 ns at the maximum slew rate.

DC Bias Modules

Each bias module provides 30 programmable DC biases, 0.000 to +31.000 V for the HVBias module, and -14.000 to +14.000 V for the LVBias module. On each bias module, there are 6 high power (250 mA HV, 500 mA LV) biases and 24 low power (10 mA) biases. The high power biases have programmable current limits. Note that while each high power bias is rated for 250/500 mA, the combined current from all biases on a single module cannot exceed 1A. The current and voltage of each bias is monitored, both for calibration when the bias is set and to assist in debugging system faults.

The biases start at OV. When a "Power On" command is given, the biases rise to their nominal levels. The power-up sequence can be controlled by assigning a step number to each bias. Step 1 biases will go to their target values first. Their levels will be checked, and then step 2 biases will come up, and so on until all biases are at their nominal voltages. During a power down, the sequence is reversed. This is useful for CCDs that require particular power-up sequences to avoid damage. All of the clock drivers and biases are isolated from the CCD by solid state relays. Beyond the relays are weak (100k) resistors to ground. The relays only connect the biases and clocks to the CCD when all Archon power supplies are at nominal levels and the FPGA has commanded the relays to engage. If the FPGA is reset, or one the system power supplies goes bad, the relays are opened and will not close again until the system has been reconfigured.

The LVBias module additionally has 8 general purpose digital I/Os, which can be powered by an internal +3.3V or by an external supply from +1.65V to +5.5V. Each group of 2 I/Os can be configured as inputs or outputs. When an output, each line can be driven high, low, or by the timing core.

Improved versions of the bias modules have been introduced, called the HVX and LVX bias modules. They have identical functionality to the standard bias modules, but add additional buffering that enables much faster background bias polling. Note that the new extended bias modules are longer than standard modules, and can only be installed in slots 3-4 and slots 9-12.

ADC Module

Each ADC module has four 100 MHz 16-bit channels with preamps, designed for CCD pixel clocks of up to 3 MHz. Up to four ADC modules can be installed in an Archon chassis. The preamps are fully differential and AC-coupled. The preamp gain is software selectable, and can be set for either a 4V or 1.33V full scale input. Because the preamps are AC-coupled, an integrated DC-restore clamp must be activated periodically. Clamping is usually done once per line, either during overscan pixels or during the vertical transfer. The clamp level is programmable to map the CCD reset level near the top of the ADC range. Correlated double sampling (CDS) is performed digitally in the FPGA, which allows multiple reset and video levels to be averaged, driving noise down as the pixel clock is reduced. For typical CCD timings at high gain (full scale \approx 1.33V), noise is 0.79 DN (16 uV RMS) at a 1 MHz pixel clock with a grounded input, and 0.28 DN (5.7 uV RMS) at 100 kHz. At low gain (full scale \approx 4V), noise is 0.66 DN (40 uV RMS) at a 1 MHz pixel clock with a grounded input, and 0.28 DN (5.7 uV RMS) at 100 kHz. At low gain (full scale \approx 4V), noise is 0.66 DN (40 uV RMS) at a 1 MHz pixel clock with a grounded input, and 0.24 DN (15 uV RMS) at 100 kHz. The previous values assume 16 bits per pixel. Digitizing signals with noise less than the equivalent of 0.5 DN at 16 bits requires additional bits per pixel. 32 bits per pixel can be acquired in the controller's high dynamic range mode. In addition to the normal CDS pixel data, portions of the raw ADC data can be

simultaneously captured to a memory buffer. This allows a detailed, low-noise oscilloscope view of the CCD output waveform during device tuning. The raw waveforms simplify the examination of clock feedthrough, reset level stability, and optimal CDS sample points.

High Speed Clock Module

The high speed clock modules are intended to drive external high speed clock buffers. There are 12 high speed channels. Each channel has an LVDS output with 1 ns timing resolution. Each channel also has a clock magnitude programmable from 5V to 14V capable of sourcing 1A, and a clock offset programmable from -14V to + 14V that can source/sink 10 mA. Each clock magnitude and offset is monitored for voltage and current. Clock magnitudes and offsets power on and off at step 1 of the power sequence.

The high speed clock module additionally has 4 general purpose digital I/Os, which can be powered by an internal +3.3V or by an external supply from +1.65V to +5.5V. Each I/O can be configured as an input or an output. When an output, each line can be driven high, low, or by the timing core.

LVDS Clock Module

The LVDS clock modules are intended to drive external high speed clock buffers. There are 16 LVDS channels with 10 ns timing resolution. +3.3V, +/-5V, and +/-16V supplies are also provided. The supplies power on and off at step 1 of the power sequence.

The LVDS clock module additionally has 4 general purpose digital I/Os, which can be powered by an internal supply of +3.3V or by an external supply from +1.65V to +5.5V. Each I/O can be configured as an input or an output. When an output, each line can be driven high, low, or by the timing core.

Heater Module

Each heater module has two output channels, intended to source up to 1A each at up to 25V while driving a heater element (typically 25 ohms). There are also two temperature monitoring channels, which source precisely 10 uA each and are intended to monitor silicon diode temperature sensors via a four wire force/sense interface. A PID loop can be used to drive either heater output based on either temperature input. Heater power is taken from a dedicated line on the Archon power connector for flexibility.

The heater module additionally has 8 general purpose digital I/Os, which can be powered by an internal +3.3V or by an external supply from +1.65V to +5.5V. Each group of 2 I/Os can be configured as inputs or outputs. When an output, each line can be driven high, low, or by the timing core.

Archon Chassis

The Archon chassis is built from aluminum, with electrically conductive chem film internal surfaces for shielding, and anodized external surfaces for durability. An 80mm fan with filter on the rear face cools the internal components with ambient air, which is channeled past the modules and then exhausted through ducts on the same face as the fan intake. The front face is customized to accommodate the connectors needed for a particular CCD.

Power for the chassis is supplied as a set of DC voltages through a circular bayonet connector. The DC supply lines pass through a power conditioning board, which keeps the power lines disconnected from the rest of the system until all voltages are at their nominal values. The voltages necessary for a particular system vary depending on the installed modules. Jumpers on the power conditioning board allow the user to select which voltages should be monitored for a system. Linear or switching external power supplies can be used to generate the system DC voltages, depending on a particular application's need for low noise or high efficiency.

Backplane X12

The Archon backplane is responsible for communication with the host system, along with communication and power distribution for the installed modules. The X12 variant can support 12 installed modules, of which 4 can be ADC modules. Processing is done by a 32-bit soft processor embedded in the backplane Kintex 7 FPGA. The CPU has 2 GB of DDR3 RAM, with 512 MB reserved for the processor and three 512 MB frame buffers. 16 MB of flash memory stores firmware and controller configuration data.

Communication

All communication goes through the onboard FPGA. The embedded CPU communicates with an upstream host system through an SFP socket, which can be populated with either a fiber or copper gigabit Ethernet module. Note that the socket communicates only at a gigabit rate; it is not backward compatible with 10 or 100 megabit networks. The CPU listens for a TCP/IP connection on port 4242 to initiate communication. The CPU can only support a single connection at a time. For this reason, and to avoid network contention, the Archon controller is normally connected to a dedicated network port on the host system.

Hardware Triggers

The backplane has connections to two BNC connectors on the chassis, Trigger Out and Trigger In. The electronic Trigger Out interface is shown in Figure 2. The output can be optoisolated, or optionally directly driven with a 499 ohm pull-up to 5V on the positive line and the negative line tied to ground. Refer to the FOD817 datasheet for specific performance information for the optoisolator. In general, the output will sink 10 mA with a saturation voltage < 0.5V when on. The Trigger Out signal can be forced high or low, or connected to a timing core clock. This is typically used to drive a shutter or light source.

The Trigger In circuit is shown in Figure 3. A 3.3V input at 2 mA is sufficient to trigger the optoisolator. Inputs up to 10V are tolerated. The Trigger In signal can be connected to the timing core reset input. This is typically used to trigger a new frame.







Figure 3: Trigger In Schematic

Synchronization (Backplane Rev. D and earlier)

The Sync RJ-45 jack on the backplane is provided to facilitate the synchronization of multiple Archon controllers. The external synchronization interface consists of 3 LVDS receiver pairs, with 110 Ohm internal termination. The connector pinout is shown in Figure 4. EXTCLK is routed to a PLL which generates the master 100.0 MHz clock from either an internal 25.0 MHz clock or from EXTCLK when in external master clock mode. EXTRESET and EXTLOAD are connected to the RESET and LOAD signals for all timing cores in external master clock mode.



Figure 4: Sync Connector

To synchronize multiple systems, an external 25.0 MHz LVDS clock must be applied to EXTCLK. Hold EXTRESET high, apply the desired system configurations (including configuration key "EXTCLOCK = 1") to all systems, and then release EXTRESET. All controllers will then begin executing their timing scripts synchronously. To synchronously update a timing parameter, issue the "PREPPARAM" command to all systems, and then pulse the EXTLOAD signal. All controllers will remain in lockstep indefinitely under these conditions. Note that removing EXTCLK from a controller while in external master clock mode will cause the system to hang. The controller will reboot if the clock is reconnected, and need to be reconfigured.

Synchronization (Backplane Rev. E and later)

Rev. E and later Backplanes were designed to allow either daisy-chained or star topology controller synchronization. Two RJ-45 connectors (SYNCIN/J1 and SYNCOUT/J2) are provided on the backplane for synchronization of multiple Archon controllers. The synchronization interface consists of 3 LVDS pairs. The SYNCIN receivers have 110 Ohm internal termination. The connector pinouts are shown in Figure 5. EXTCLK is routed to a PLL which generates the master 100.0 MHz clock from either an internal 100.0 MHz clock or from EXTCLK when an external 100.0 MHz clock is detected. EXTRESET and EXTLOAD are connected to the RESET and LOAD signals for all timing cores when an external clock is present.



Figure 5: Sync Connector

INTCLK, INTRESET, and INTLOAD are driven by EXTCLK, EXTRESET, and EXTLOAD when an external clock is present, or by the internal 100.0 MHz clock, RESET, and LOAD signals when no external clock is detected. To synchronize multiple systems in a daisy chain, connect standard Cat-5 network cables from the SYNCOUT of each system to the SYNCIN of the next system. The first system in the chain (the master) will have no SYNCIN connection, and the last system in the chain will have no SYNCOUT connection. Keep all timing cores in reset (Give the "HOLDTIMING" command to either the master or all systems). Apply the desired system configurations to all systems. Release the timing cores from reset using "RELEASETIMING". All controllers will then begin executing their timing scripts synchronously. Note that there is a static delay between systems of about 10 ns plus cable propagation delay. To synchronously update a timing parameter, issue the "PREPPARAM" command to all systems, and then give the "LOADPARAM" command (either to the master system or all systems). All controllers will remain in lockstep indefinitely under these conditions. Note that unplugging the sync cables during operation may cause the system to hang. The controller will reboot if the clock is reconnected, and will need to be reconfigured.

If it's necessary to eliminate the static delay associated with the daisy chain topology, it is also possible to build a simple "sync box" that outputs a common 100.0 MHz clock, RESET, and LOAD signal to all controllers in a star topology.

Power

Power is supplied to the backplane through two power connectors. The pinout is shown in Figure 6. The 2.5V and 5V inputs are required to power the backplane. The other voltages need only be applied if installed modules require them. Typically, the power board (described later) monitors and gates the supply voltages and passes them to these connectors once all are at nominal levels. The backplane communicates with the power board via an IDC cable connected to P9, with the pinout shown in Figure 7.



Figure 6: Power Connectors



Figure 7: Power Communication

Modules

12 modules can be installed on the backplane. Most modules can be installed in any slot. The HVX Bias, LVX Bias, and HS modules are exceptions, and can only be installed in slots 3-4 or 9-12 because of their extended length. ADC modules can only be installed in the central 4 slots (5-8), which have an additional connector that carries the high speed ADC data. The module connector pinout is shown in Figure 8. A module indicates that it's installed by grounding the PRESENT signal. A module indicates that it is overheating by pulling the OVERHEAT signal low. A module is commanded to power down when the STANDBY input is low. The 100 MHz master clock is supplied to the modules on the MCLK LVDS pair. Timing core resets are commanded by RESET, and timing core parameter loads by LOAD. Serial communication between the module and the backplane is done over the SERFBP and SERTBP LVDS pairs at 6.25 Mbps. The ADC module connector is shown in Figure 9. The ADC modules are given a low jitter 100 MHz clock on the CLK pair, and transmit back a 400 MHz clock on LCLK, a framing clock on ADCLK, and sampled data bits on the OUT pairs.



Figure 8: Module Backplane Connector



Figure 9: ADC Module Backplane Connector

ADC Module

The ADC module simultaneously samples four fully differential inputs at 16 bits and 100 MHz. The raw samples are transmitted to the backplane for digital CDS processing. The input buffer is shown in Figure 10. By default, R10 is not installed. A single-ended or differential termination resistor could be installed there, or a load resistor for a JFET buffer near the CCD output. The CLAMP_P and CLAMP_N biases are generated by DACs, and are connected through analog switches to reset the DC level of the Q1 JFETs (typically once per line). The clamp levels are normally chosen to set the DC differential input voltage near the top of the ADC input range.

The preamp stages following Q1 have two selectable gain settings, set by resistors. The default gain resistors set the full scale differential input swing to either 1.3V or 4V, but can be modified if necessary for a particular user application. Measured low gain is 65.8 uV/DN (4.31V full scale). Measured high gain is 21.9 uV/DN (1.43V full scale). There is a low-pass filter before the ADC with a time constant of 10 ns (-3dB at 15 MHz).



Figure 10: ADC Input Buffer

The ADC module requires the P6V, N6V, P17V and N17V system supplies. The pinout for the ADC module connector is shown in Figure 11.



Figure 11: ADC Module Connector

ADC module performance measurements:

- Grounded input noise (high gain, 100 MHz): 2.6 DN
- Grounded input noise (low gain, 100 MHz): 2.2 DN
- Channel to channel crosstalk: -101 dB (worst case, measured with 45000 DN signal on one channel, other channels grounded)
- Grounded input FFT:



Figure 12: ADC Grounded Input FFT



Figure 13: ADC DNL



Figure 14: ADC INL

Driver Module

Each clock driver module generates 8 CCD clocks using 14-bit 100 MHz DACs, with outputs ranging from -13.000 V to +13.000 V. Clock levels can be set with a resolution of about 2 mV. The timing core in the clock driver FPGA generates a new target clock level every 10 ns. The DAC outputs linearly slew toward the new target at a software selectable fast or slow rate, yielding clean trapezoidal CCD waveforms.

The output amplifier for each clock is a THS3095, rated for 250 mA. There is a series 49.9 Ohm resistor after each THS3095, which is usually the limiting factor for slew rate with heavy capacitive loads. There is also an optoisolator between each clock and the output connector. Initially, the optoisolators are open, and the pin on the output is connected to ground through a 100k resistor. When the system is configured, each clock is calibrated. When the system is commanded to enable power to the CCD, all clocks go to their initial levels, and the optoisolators are closed after the last step of the power sequence.

The system supplies are continuously monitored in hardware by comparators. In the event a system supply leaves its normal operating range, all optoisolators to the CCD are opened.

The driver module requires the P6V, N6V, P17V and N17V system supplies. The driver module pinout is shown in Figure 15.



Figure 15: Clock Driver Module Connector

LVBias/LVXBias Module

The low voltage bias module generates DC biases from -14.000V to +14.000V, with a resolution of about 1 mV. There are 24 low current biases (10 mA max) and 6 high current biases (500 mA max). The high current biases also have a programmable current limit (resolution of about 1 mA, minimum of 4 mA). Total current for the module can't exceed 1A. The voltage and current of each bias is monitored and reported. The capacitive load for each bias should be kept below 1 uF to guarantee amplifier stability.

There are optoisolators between each bias and the output connector. Initially, the optoisolators are open, and the pin on the output is connected to ground through a 100k resistor. When the system is commanded to enable power to the CCD, all biases are set to 0 V. The biases are checked, and then the optoisolators are closed. Next, each bias is set to its operating level in a user programmable sequence. At each step, the bias levels are checked before proceeding to the next step. The power down sequence proceeds in the reverse order.

The system supplies are continuously monitored in hardware by comparators. In the event a system supply leaves its normal operating range, all optoisolators to the CCD are opened.

The module also has 8 general purpose digital I/O lines, along with a digital power line. Each pair of I/O lines can be configured as inputs or outputs. The digital power line (DPWR) can either be driven externally by a 1.65 V to 5.5 V supply, or connected to an internal 3.3 V supply. Current draw from the internal power supply by external devices should be limited to 100 mA. By default, the DPWR line is set to be driven externally, and all I/O lines are configured as inputs.

The low voltage bias module requires the P17V and N17V system supplies. The low voltage bias module pinout is shown in Figure 16.

The LVXBias module has functionality and pinouts identical to the LVBias module, but is a longer card that only fits slots 3-4/9-12 and has additional buffering that accelerates the bias monitoring functions.



Figure 16: LVBias Module Connector

HVBias/HVXBias Module

The high voltage bias module generates DC biases from 0.000V to +31.000V, with a resolution of about 1 mV. There are 24 low current biases (10 mA max) and 6 high current biases (250 mA max). The high current biases also have a programmable current limit (resolution of about 1 mA, minimum of 4 mA). Total current for the module can't exceed 1A. The voltage and current of each bias is monitored and reported. The capacitive load for each bias should be kept below 1 uF to guarantee amplifier stability.

There are optoisolators between each bias and the output connector. Initially, the optoisolators are open, and the pin on the output is connected to ground through a 100k resistor. When the system is commanded to enable power to the CCD, all biases are set to 0 V. The biases are checked, and then the optoisolators are closed. Next, each bias is set to its operating level in a user programmable sequence. At each step, the bias levels are checked before proceeding to the next step. The power down sequence proceeds in the reverse order.

The system supplies are continuously monitored in hardware by comparators. In the event a system supply leaves its normal operating range, all optoisolators to the CCD are opened.

The high voltage bias module requires the N6V, P17V, N17V and P35V system supplies. The high voltage bias module pinout is shown in Figure 17.

The HVXBias module has functionality and pinouts identical to the HVBias module, but is a longer card that only fits slots 3-4/9-12 and has additional buffering that accelerates the bias monitoring functions.



Figure 17: HVBias Module Connector

HS (High Speed) Module

The high speed module outputs 12 high speed LVDS clocks with 1 ns timing resolution. The module also provides clock magnitudes adjustable from 5V to 14V with about 1 mV of resolution and capable of sourcing 1A. There are also clock offset voltages adjustable from -14 to +14V with about 1 mV of resolution and capable of sourcing/sinking 10 mA. The currents and voltages of each magnitude and offset are monitored. Together, each channel is intended to drive an LVDS receiver followed by a high speed clock buffer (such as an EL7457) that's AC-coupled to a CCD clock line. The clock buffer is powered by the channel magnitude. The CCD clock line is tied to the channel offset through a parallel diode and resistor. The diode direction is chosen based on whether the clock is normally high or low. The magnitude and offset are enabled and disabled at step 1 of the power sequence.

The module also has 4 general purpose digital I/O lines, along with a digital power line. Each I/O line can be configured as an input or output. The digital power line (DPWR) can either be driven externally by a 1.65 V to 5.5 V supply, or connected to an internal 3.3 V supply. Current draw from the internal power supply by external devices should be limited to 100 mA. By default, the DPWR line is set to be driven externally, and all I/O lines are configured as inputs.

The high speed module requires the P17V and N17V system supplies. The high speed module pinout is shown in Figure 18.



Figure 18: High Speed Module Connector

LVDS Module

The LVDS module outputs 16 LVDS clocks with 10 ns timing resolution. The module also provides +3.3V, +/-5V, and +/-16V supplies (maximum current 1A each). The supplies are enabled and disabled at step 1 of the power sequence.

The module also has 4 general purpose digital I/O lines, along with a digital power line. Each I/O line can be configured as an input or output. The digital power line (DPWR) can either be driven externally by a 1.65 V to 5.5 V supply, or connected to an internal 3.3 V supply. Current draw from the internal power supply by external devices should be limited to 100 mA. By default, the DPWR line is set to be driven externally, and all I/O lines are configured as inputs.

The LVDS module requires the P6V, N6V, P17V and N17V system supplies. The LVDS module pinout is shown in Figure 19.



Figure 19 : LVDS Module Connector

Heater Module

The heater module can drive two resistive heater elements (typically up to 25V at 1A each), and reads two temperature sensors. Power for the heater elements is drawn from the HEATER system supply, which should be a minimum of 2V higher than the maximum desired output voltage, but no greater than 36V.

The temperature sensing circuitry consists of two precision 10 uA current sources and two ADCs with high impedance instrumentation amplifier inputs. These are intended to be used with standard temperature sensing diodes such as the Lakeshore DT-670 with a four wire interface. The force lines (TEMPxF_P and TEMPxF_N) and sense lines (TEMPxS_P and TEMPxS_N) should be connected to the temperature sensor with shielded twisted pair. The positive lines (x_P) should be connected to the temperature sensor anode, and the negative lines (x_N) to the cathode. Interfacing with RTDs or other sensor types can be accommodated by customizing the gain and current source resistors on the heater module, and updating the firmware with the appropriate temperature curves. Each heater output can be forced to a constant voltage, or a target temperature can be set with a PID loop controlling the heater output. The heater output can be limited to a specified voltage to limit the output power. Upper and lower limits for valid sensor readings can be set. The heater output is disabled if these limits are exceeded.

Each heater PID loop is configured by setting P, I, D, and I Limit terms, and specifying which temperature sensor to close the loop around. A target temperature is given. A PID loop update time is also defined. Internally, the PID loop calculates an error signal by subtracting the current temperature from the target temperature. Once per update loop, the P term is multiplied by the current error, the I term is multiplied by a running sum of the errors (limited to I Limit), and the D term is multiplied by the difference between this error and the last. The sum of these results is then translated into a linear power output to the heater. The loop update time should be set to a timescale comparable to how long it takes the system to show a response to an input. If ramping is enabled for a heater, the PID loop target begins at the current temperature, and linearly ramps to the final target temperature at the configured rate.

The module also has 8 general purpose digital I/O lines, along with a digital power line. Each pair of I/O lines can be configured as inputs or outputs. The digital power line (DPWR) can either be driven externally by a 1.65 V to 5.5 V supply, or connected to an internal 3.3 V supply. Current draw from the internal power supply by external devices should be limited to 100 mA. By default, the DPWR line is set to be driven externally, and all I/O lines are configured as inputs.

The heater module requires the P17V and HEATER system supplies. The heater module pinout is shown in Figure 20.



Figure 20: Heater Module Connector

System Power

Power is supplied to the system through a Souriau 28-pin UT002028PH circular connector (Figure 21).



Figure 21: Power Connector

Pin	Voltage	Power Good Range
A, C, T, V	+2.5 V Digital	+2.1 V +2.9 V
B, D, U, W	+2.5 V Digital Return	
E, G	+5 V Digital	+4.4 V +5.6 V
F, H	+5 V Digital Return	
J	+6 V Analog	+5.5 V +6.6 V
К	+6 V / -6 V Analog Return	
L	-6 V Analog	-5.3 V6.6 V
М	+17 V Analog	+16.4 V +17.5 V
Ν	+17 V / -17 V Analog Return	
Р	-17 V Analog	-16.6 V17.7 V
R	+35 V Analog	+34.3 V +36.0 V
b	+35 V / -35 V Analog Return	
S	-35 V Analog	-33.8 V35.9 V
Х	Heater	+18.0 V +36.0 V
Y	Heater Return	
Z	User	+18.0 V +36.0 V
А	User Return	
С	Fan (+12 V)	Directly connected to fan
D	Fan Return	
E	Earth ground	

Only the voltages used by the installed modules need be supplied. The backplane always requires the +2.5 V and +5 V digital supplies. Power from the circular connector is routed to a power board. This board monitors the system supply voltages. When all supply voltages are at their nominal levels, the power is connected to the rest of the system through solid state relays. The allowed nominal levels are set by resistors on the power board, and the default power good ranges are shown in the power cable pinout. Switches must be set on P1 and P7 on the power board to indicate which supply voltages are being used in the system. The power good connector pinout is shown in Figure 22. Set the respective switches to ON to indicate a supply is in use and should be monitored.



Figure 22: Power Monitor Switches

In addition, all of the system supply voltages and currents are monitored and digitized. These values are retrieved by the backplane over a cable connected to P9. This connector also carries the system-wide Power Good signal.

The standard Archon power supply is shown in Figure 23. It uses low noise switching supplies to generate +2.5V, +5V, +6V, -6V, +17V, -17V, and +35V voltages, along with +12V fan and +28V heater voltages. It accepts 100-240VAC at 50/60Hz, and is typically 61% efficient. Its dimensions are 8" x 6" x 4.5" (20.32cm x 15.24cm x 11.43cm), and it weighs 4.5 pounds (2.1 kg).



Figure 23: Archon Power Supply

Power Consumption

The following table lists the approximate current required from the system supplies for various configurations. These currents do not include any loads external to the controller (current supplied to CCD output FETs, current required to clock capacitve loads, heater current, etc). Enabled biases are set to 50% of their maximum values, and clocks are set to 0V. The typical systems contain 1 LVBias module, 1 HVBias module, 3 Driver modules, 1 Heater module, and either 1 or 4 AD modules.

Configuration	+2.5V (A)	+5V (A)	+/-6V (A)	+/-17V (A)	+35V (A)
Backplane alone	2.2	0.8			
LVBias, no HC enabled	2.2	1		0.05	
LVBias, all HC enabled	2.2	1		0.1	
HVBias, no HC enabled	2.2	1	0.02	0.03	0.04
HVBias, all HC enabled	2.2	1	0.06	0.03	0.09
Driver, no channels	2.2	1			
Driver, all channels	2.2	1.1	0.06	0.09	
AD, no channels	2.2	1.1	0.03		
AD, all channels	3	1.1	0.12		
Heater	2.2	1			
Typical 4 channel	3.5	2.6	0.33	0.36	0.09
Typical 16 channel	6.3	3.4	0.7	0.39	0.09

The total typical DC power required for the 4 channel system is 41 W. The 16 channel system requires 58 W. The AC power drawn at the wall is the listed power divided by the efficiency of the Archon power supply (~61%).

Communication

All communication between the host system and the Archon controller is over the gigabit Ethernet interface. By default, the controller listens for a TCP/IP connection at address 10.0.0.2 on port 4242 (the host is usually set to 10.0.0.1). To change the IP address, connect to Archon using the GUI. Set the new, desired IP address at the bottom left of the System tab and click "Apply Network Configuration" (there will be error messages because Archon is no longer responding on the old address). Click Disconnect, change the Archon IP address at the top left to the new address, and click Connect. Select System->Flash Active Config to make this change permanent.

The controller only responds to commands, it never initiates a message. Commands to the controller are of the form:

>xxCOMMAND

The command begins with a greater-than symbol, followed by a two hexadecimal digit reference number, followed by the command itself, and terminated with a newline (n / ASCII 10 / 0x0A).

In the event of an error, the response from the controller will be:

?xx

The initial '?' indicates an error occurred processing the command. The two hexadecimal digit reference number matching what was sent with the command follows. The response is terminated with a newline.

On success, the controller will respond:

<xxRESPONSE

The initial '<' indicates success. The two hexadecimal digit reference number matching what was sent with the command follows. The text of the response (if any) is next, and the response is terminated with a newline.

To conserve bandwidth, certain commands request the return of raw binary data (such as fetching the contents of a frame buffer). In these cases, the response takes the following form:

<xx:bbbbb...bbbbb

The initial '<' indicates success. The two hexadecimal digit reference number matching what was sent with the command follows. The ':' indicates a binary response. The remainder of the response is 1024 bytes of raw binary data, with no terminating newline.

The list of controller commands follows.

SYSTEM

Reports the system configuration (installed modules, firmware versions, etc). The response is a sequence of KEY=VALUE pairs separated by spaces and terminated with a newline. The list of keys returned follows.

BACKPLANE_REV=n	<pre>; n = 1 for an X4 backplane, n = 2 for X12 ; Backplane PCB revision, 0 = A, 1 = B ; Backplane firmware, major.minor.build ; 16 hexadecimal digit backplane unique ID ; Hexadecimal bit field: a 1 in the LSB ; indicates a module is present in slot 1</pre>
MODn_TYPE=n	<pre>; Indicates a module is present in slot i ; Reports module type for slots 1n. ; 0: None ; 1: Driver ; 2: AD ; 3: LVBias ; 4: HVBias ; 5: Heater ; 7: HS ; 8: HVXBias ; 9: LVXBias ; 10+: Unknown</pre>
MODn_REV=n MODn_VERSION=n.n.n MODn_ID=x	<pre>; Module n PCB revision, 0 = A, 1 = B ; Module n firmware, major.minor.build ; 16 hexadecimal digit module n unique ID</pre>

STATUS

Reports the system status. The response is a sequence of KEY=VALUE pairs separated by spaces and terminated with a newline. The list of keys returned follows.

VALID=n	; n = 1 if remaining status fields are valid
COUNT=n	; Number of times system status has been
	; updated
LOG=n	; Number of log entries available
POWER=n	; Power status. Possible values:
	; 0: Unknown – usually an internal error
	; 1: Not Configured - no configuration applied
	; 2: Off - power to the CCD is off
	; 3: Intermediate – some modules have enabled
	; power to the CCD, some have not
	; 4: On - Power to the CCD is on
	; 5: Standby – System is in standby
BACKPLANE_TEMP=f	; Floating point backplane temperature in C
P2V5_V=f	; +2.5V system supply voltage in V
P2V5_I=f	; +2.5V system supply current in A
P5V_V=f	; +5V system supply voltage in V
P5V_I=f	; +5V system supply current in A
P6V_V=f	; +6V system supply voltage in V
MODn/HEATERBP=d	; Heater only: Heater B P term contribution ; to PID loop (signed integer)
-----------------------	---
MODn/HEATERBI=d	; Heater only: Heater B I term contribution ; to PID loop (signed integer)
MODn/HEATERBD=d	; Heater only: Heater B D term contribution ; to PID loop (signed integer)
MODn/DINPUTS=bbbbbbbb	; LV(X)Bias and Heater: reports the status of ; DIO1 to DIO8 (each is 0=low or 1=high)
MODn/MAG_Vn=f	; HS only: Floating point module n magnitude n ; voltage reading in V
MODn/MAG_In=f	; HS only: Floating point module n magnitude n ; current reading in mA
MODn/OFS_Vn=f	; HS only: Floating point module n offset n ; voltage reading in V
MODn/OFS_In=f	; HS only: Floating point module n offset n ; current reading in mA
MODn/DINPUTS=bbbb	; HS and LVDS: reports the status of ; DIO1 to DIO4 (each is 0=low or 1=high)

TIMER

Reports the internal 64-bit timer/counter. One tick of the counter is 10 ns. Use this command as a reference for synchronizing the frame buffer timestamps to universal time on the host. In testing on a Win XP machine with a dedicated network link to Archon, the delta between the fetched Archon timer to the host computer timer had a standard deviation of 5.7us with a worst case of +/- 20us.

TIMER=x

; Current hexadecimal 64-bit internal timer

FRAME

Reports the frame buffer status. The response is a sequence of KEY=VALUE pairs separated by spaces and terminated with a newline. The buffer number is 1 to 3. The list of keys returned follows.

TIMER=x	;	Current hexadecimal 64-bit internal timer
RBUF=d	;	Current buffer number locked for reading
WBUF=d	;	Current buffer number locked for writing
BUFnSAMPLE=d	;	Buffer n sample mode, 0: 16 bit, 1: 32 bit
BUFnCOMPLETE=d	;	Buffer n complete, 1: buffer ready to read
BUFnMODE=d	;	Buffer n mode, 0: top, 1: bottom, 2: split
BUFnBASE=d	;	Buffer n base address for fetching
BUFnFRAME=d	;	Buffer n frame number
BUFnWIDTH=d	;	Buffer n width
BUFnHEIGHT=d	;	Buffer n height
BUFnPIXELS=d	;	Buffer n pixel progress
BUFnLINES=d	;	Buffer n line progress
BUFnRAWBLOCKS=d	;	Buffer n raw blocks per line
BUFnRAWLINES=d	;	Buffer n raw lines
BUFnRAWOFFSET=d	;	Buffer n raw offset
BUFnTIMESTAMP=x	;	Buffer n hexadecimal 64-bit time stamp
BUFnRETIMESTAMP=x	;	Buffer n trigger rising edge time stamp
BUFnFETIMESTAMP=x	;	Buffer n trigger falling edge time stamp

FETCHLOG

Fetches the oldest log entry.

LOCKn

Locks frame buffer n for reading, where n is 1 to 3.

VERIFYMODxxyyyyzzzz

Verifies (reads) the firmware of module xx (hex), starting at block address yyyy (hex), and reading zzzz (hex) blocks. The controller replies with one binary response per requested block. Each block is 1024 bytes.

ERASEMODxx

Erases the firmware of module xx (hex).

FLASHMODxxyyyyzzz...zzz

Flashes a 1024 byte block of the firmware of module xx (hex), starting at block address yyyy (hex), using the 1024 hexadecimal bytes zzz...zzz.

ERASExxxxxxyyyyyyy

Erases yyyyyyy (hex) bytes of the backplane firmware starting at address xxxxxxx (hex).

FLASHxxxxyyy...yyy

Flashes a 1024 byte block of the backplane firmware, starting at block address xxxx (hex), using the 1024 hexadecimal bytes zzz...zzz.

VERIFYxxxxyyyy

Verifies (reads) the backplane firmware, starting at block address xxxx (hex), and reading yyyy (hex) blocks. The controller replies with one binary response per requested block. Each block is 1024 bytes.

REBOOT

Reboots the backplane, which forces the backplane and all modules to reset and reread all FPGA firmware from the configuration memories. This will cause the network connection to drop.

WARMBOOT

Forces the backplane processor to restart, without causing the backplane or module FPGAs to reload their firmware. This will cause the network connection to drop.

FETCHxxxxxxyyyyyyy

Fetches (reads) yyyyyyyy (hex) 1024 byte blocks of the backplane RAM starting at address xxxxxxx (hex). The controller replies with one binary response per requested block. This is usually used to read the frame buffer contents.

WCONFIGxxxxttt...ttt

Write the text ttt...ttt to configuration line xxxx (hex). The maximum number of configuration lines is 2048, and the maximum configuration line length is 2048.

RCONFIGxxxx

Reads the configuration line xxxx (hex).

CLEARCONFIG

Clears the configuration memory.

APPLYALL

Parses and applies the complete system configuration from the configuration memory to the system (excluding network configuration data). Power to the CCD will be off after this operation.

POWERON

Turns power on to the CCD. An APPLYALL is required before this operation.

POWEROFF

Turns power to the CCD off.

LOADTIMING

Parses and compiles the timing script and parameters contained in the configuration memory, and applies them to the system. This resets the timing cores.

LOADPARAMS

Parses the timing parameters contained in the configuration memory, and applies them to the system. This does not reset the timing cores. Note: the parameters are updated system-wide one at a time, starting with the first in the parameter list.

LOADPARAM p

Parses the timing parameters contained in the configuration memory, and applies the parameter named "p" to the system. This does not reset the timing cores.

PREPPARAM p

Parses the timing parameters contained in the configuration memory, and prepares the parameter named "p" to be applied to the system. The new parameter value is loaded when the EXTLOAD signal goes high. This command is intended for use when synchronizing multiple systems. This does not reset the timing cores.

RESETTIMING

Resets the timing cores. This has the effect of starting all timing cores from the first line of the timing script.

HOLDTIMING

Holds all timing cores in reset until released. Timing core outputs will have the values of the first state in the timing script. Release the timing cores from reset (and begin the timing script) using "RELEASETIMING".

RELEASETIMING

Releases the timing cores from reset if they had been held there by the "HOLDTIMING" command.

APPLYMODxx

Parses and applies the configuration for module xx (hex) from the configuration memory.

APPLYSYSTEM

Parses and applies the backplane-specific system settings (mostly trigger control) from the configuration memory to the system.

APPLYCDS

Parses and applies the deinterlacing and CDS settings from the configuration memory to the system.

FLASHACTIVECONFIG

Store the current configuration into nonvolatile flash memory

ERASESTOREDCONFIG

Erase the configuration data stored in nonvolatile flash memory

APPLYNET

Begin using the IP and port in the current configuration for communication

Configuration

All of the configuration information for the Archon controller is described by a text file of KEY=VALUE pairs. The configuration is typically stored as a text file on the host system and written to Archon over the network interface. The configuration will usually be modified by a program on the host system based on user input (e.g. to set the integration time). The configuration is stored as text in a dedicated, volatile configuration memory in Archon. This memory accommodates 2048 configuration lines, which can each be 2048 characters long. At startup, the configuration memory is typically first cleared by the host program using the CLEARCONFIG command, and then filled with the desired configuration using the WCONFIG command. The host can also read back the configuration memory using the RCONFIG command. Once a complete configuration is written, an APPLYALL command will instruct Archon to parse the configuration and apply it to the system. A snippet of a potential communication is shown below:

HOST : >01CLEARCONFIG ARCHON: <01 HOST : >02WCONFIG0000LINES=99 ARCHON: <02 HOST : >03WCONFIG0001STATES=7 ARCHON: <03 HOST : >04RCONFIG0001 ARCHON: <04STATES=7

There is also a section of nonvolatile flash memory dedicated for permanently storing a configuration. The active configuration can be written to this flash storage using the FLASHACTIVECONFIG command, and the flash storage can be cleared using the ERASESTOREDCONFIG command. The configuration stored in the flash memory is copied to the active configuration on power-up (but is not applied). In particular, this stored configuration is used to configure the controller's IP and port number at power up.

The list of configuration keys follows.

IP

IP address for controller communication. Default is 10.0.0.2. This setting is only applied during power up when read from the nonvolatile flash configuration memory, or after receiving the APPLYNET command.

PORT

Port number for controller communication. Default is 4242. This setting is only applied during power up when read from the nonvolatile flash configuration memory, or after receiving the APPLYNET command.

LINECOUNT

Number of lines per tap, from 1 to 65535.

LINES Number of lines in the timing script, from 0 to 2048.

LINEn Text for timing script line n, where n is from 0 to 2047.

STATES Number of timing states, from 0 to 2047.

STATEn/NAME Assign a name to state n, where n is from 0 to 2047.

STATEn/CONTROL Set state n control clocks.

STATEn/MODi Set state n clocks and keeps for module i.

PARAMETERS Set the number of parameter definition lines, from 0 to 255.

PARAMETERn Text for parameter definition line n.

CONSTANTS Set the number of constant definition lines, from 0 to 255.

CONSTANTn Text for constant definition line n.

SHP1 Set the start of the sample and hold period for the reset pedestal.

SHP2

Set the end of the sample and hold period for the reset pedestal.

SHD1

Set the start of the sample and hold period for the video data pedestal.

SHD2

Set the end of the sample and hold period for the video data pedestal.

BIGBUF

Enable (1) for 2x 768MB frame buffers, disable (0) for 3x 512MB frame buffers.

RAWENABLE

Enable (1) or disable (0) raw data capture.

RAWSEL

Select the AD channel for raw data capture, from 0 to 15.

RAWSTARTLINE

Set the first line for which raw data will be captured, from 0 to 65535.

RAWENDLINE

Set the last line for which raw data will be captured, from 0 to 65535.

RAWSTARTPIXEL

Set the first pixel for which raw data will be captured, from 0 to 65535.

RAWSAMPLES

Set the number of raw samples per line to capture, from 0 to 65535 x 1024.

SAMPLEMODE

Set the sample mode, where 0 is 16-bit and 1 is 32-bit.

PIXELCOUNT

Set the number of pixels captured per tap.

FRAMEMODE

Set the frame deinterlacing mode, where 0 is top first, 1 is bottom first, and 2 is split.

TAPLINES

Set the number of tap definition lines, from 0 to 63.

TAPLINEn

Text for tap definition line n.

TRIGOUTFORCE

Set to 1 to force the trigger out level to match the TRIGOUTLEVEL setting. Set to 0 to have the trigger out level controlled by the INT control clock.

TRIGOUTLEVEL

The trigger out level is set to this value (0 or 1) when TRIGOUTFORCE is 1.

TRIGOUTINVERT

The trigger out level is inverted when 1, or unchanged when 0. This always affects the trigger out level, whether the trigger level is forced or derived from the INT control clock.

TRIGOUTPOWER

Set to 1 to actively drive the trigger out line using an internal 3.3 V power supply. Set to 0 for fully optoisolated operation.

EXTCLOCK

Backplane Rev. D and earlier only: Set to 1 to switch from an internal 25 MHz clock source to an externally provided 25 MHz clock source (on the EXTCLK pins). When EXTCLOCK is 1, the timing core RESET and LOAD signals are driven by EXTRESET and EXTLOAD, so that multiple controllers (with identical timing scripts) may be synchronized.

MODn/LABELi

Driver: Define a text label for clock channel i of module n, with i from 1 to 8.

MODn/FASTSLEWRATEi

Driver: Define the fast slew rate (floating, in V / us, from 0.001 to 1000.0) for clock channel i of module n, with i from 1 to 8. This can use one of the defined constants.

MODn/SLOWSLEWRATEi

Driver: Define the slow slew rate (floating, in V / us, from 0.001 to 1000.0) for clock channel i of module n, with i from 1 to 8. This can use one of the defined constants.

MODn/ENABLEi

Driver: Set to 1 to enable clock channel i of module n, or 0 to power down and disable.

MODn/CLAMPHIGH

ADC Rev C: Set the DC clamp level for the high/positive side of the preamp, from -2.500 V to +2.500 V. This can use one of the defined constants.

MODn/CLAMPLOW

ADC Rev C: Set the DC clamp level for the low/negative side of the preamp, from -2.500 V to +2.500 V. This can use one of the defined constants.

MODn/CLAMP1

ADC Rev D: Set the DC clamp level for the channel 1 preamp, from -2.500 V to +2.500 V. This can use one of the defined constants.

MODn/CLAMP2

ADC Rev D: Set the DC clamp level for the channel 2 preamp, from -2.500 V to +2.500 V. This can use one of the defined constants.

MODn/CLAMP3

ADC Rev D: Set the DC clamp level for the channel 3 preamp, from -2.500 V to +2.500 V. This can use one of the defined constants.

MODn/CLAMP4

ADC Rev D: Set the DC clamp level for the channel 4 preamp, from -2.500 V to +2.500 V. This can use one of the defined constants.

MODn/PREAMPGAIN

ADC: Set to 0 to select the low preamp gain (4 V input range), and 1 for the high preamp gain (1.33 V input range). This can use one of the defined constants.

MODn/LVLC_LABELi

LVBias: Define a text label for LVLC channel i (i from 1 to 24).

MODn/LVHC_LABELi

LVBias: Define a text label for LVHC channel i (i from 1 to 6).

MODn/LVLC_Vi

LVBias: Set the power on voltage (from -14.000 to +14.000) for LVLC channel i (i from 1 to 24).

MODn/LVLC_ORDERi

LVBias: Set the power on order (>= 0) for LVLC channel i (i from 1 to 24).

MODn/LVHC_Vi

LVBias: Set the power on voltage (from -14.000 to +14.000) for LVHC channel i (i from 1 to 6).

MODn/LVHC_ORDERi

LVBias: Set the power on order (>= 0) for LVHC channel i (i from 1 to 6).

MODn/LVHC_ENABLEi

LVBias: Set to 1 to enable LVHC channel i of module n, or 0 to power down and disable.

MODn/LVHC_ILi

LVBias: Set the current limit in mA (from 0 to 500) for LVHC channel i (i from 1 to 6).

MODn/HVLC_LABELi

HVBias: Define a text label for HVLC channel i (i from 1 to 24).

MODn/HVHC_LABELi

HVBias: Define a text label for HVHC channel i (i from 1 to 6).

MODn/HVLC_Vi

HVBias: Set the power on voltage (from 0.000 to +31.000) for HVLC channel i (i from 1 to 24).

MODn/HVLC_ORDERi

HVBias: Set the power on order (>= 0) for HVLC channel i (i from 1 to 24).

MODn/HVHC_Vi

HVBias: Set the power on voltage (from 0.000 to +31.000) for HVHC channel i (i from 1 to 6).

MODn/HVHC_ORDERi

HVBias: Set the power on order (>= 0) for HVHC channel i (i from 1 to 6).

MODn/HVHC_ENABLEi

HVBias: Set to 1 to enable HVHC channel i of module n, or 0 to power down and disable.

MODn/HVHC_ILi

HVBias: Set the current limit in mA (from 0 to 250) for HVHC channel i (i from 1 to 6).

MODn/HEATERAENABLE

Heater: Set to 0 to disable or 1 to enable the Heater A output.

MODn/HEATERBENABLE

Heater: Set to 0 to disable or 1 to enable the Heater B output.

MODn/HEATERAFORCE

Heater: Set to 1 to force the Heater A output to the HEATERAFORCELEVEL, 0 for normal operation. **WARNING:** Forcing the heater output on can cause overheating if the temperature isn't monitored.

MODn/HEATERBFORCE

Heater: Set to 1 to force the Heater B output to the HEATERBFORCELEVEL, 0 for normal operation. **WARNING:** Forcing the heater output on can cause overheating if the temperature isn't monitored.

MODn/HEATERAFORCELEVEL

Heater: Voltage level for Heater A output when HEATERAFORCE is 1, from 0.000 to 25.000.

MODn/HEATERBFORCELEVEL

Heater: Voltage level for Heater B output when HEATERBFORCE is 1, from 0.000 to 25.000.

MODn/HEATERALIMIT

Heater: Maximum voltage level for Heater A output in PID mode, from 0.000 to 25.000.

MODn/HEATERBLIMIT

Heater: Maximum voltage level for Heater B output in PID mode, from 0.000 to 25.000.

MODn/HEATERASENSOR

Heater: Select temperature sensor used to control Heater A ouput (0 is A, 1 is B).

MODn/HEATERBSENSOR

Heater: Select temperature sensor used to control Heater B ouput (0 is A, 1 is B).

MODn/HEATERASENSORTYPE

Heater: Select temperature sensor A type (0 is DT-670, 1 is DT-470, 2 is RTD100, 3 is RTD400). Note that the RTD100 and RTD400 types require custom resistors to be installed on the Rev D Heater modules.

MODn/HEATERBSENSORTYPE

Heater: Select temperature sensor B type (0 is DT-670, 1 is DT-470, 2 is RTD100, 3 is RTD400). Note that the RTD100 and RTD400 types require custom resistors to be installed on the Rev D Heater modules.

MODn/SENSORALOWERLIMIT

Heater: Select temperature sensor A lower limit in degrees C (from -150.0 to 50.0).

MODn/SENSORAUPPERLIMIT

Heater: Select temperature sensor A upper limit in degrees C (from -150.0 to 50.0).

MODn/SENSORBLOWERLIMIT

Heater: Select temperature sensor B lower limit in degrees C (from -150.0 to 50.0).

MODn/SENSORBUPPERLIMIT

Heater: Select temperature sensor B upper limit in degrees C (from -150.0 to 50.0).

MODn/HEATERATARGET

Heater: Set target temperature for Heater A control loop in degrees C (from -150.0 to 50.0).

MODn/HEATERBTARGET

Heater: Set target temperature for Heater B control loop in degrees C (from -150.0 to 50.0).

MODn/HEATERAP

Heater: Set P term for Heater A control loop (from 0 to 10000).

MODn/HEATERBP

Heater: Set P term for Heater B control loop (from 0 to 10000).

MODn/HEATERAI

Heater: Set I term for Heater A control loop (from 0 to 10000). [1.0.478]

MODn/HEATERBI

Heater: Set I term for Heater B control loop (from 0 to 10000). [1.0.478]

MODn/HEATERAIL

Heater: Set I limit term for Heater A control loop (from 0 to 10000). [1.0.478]

MODn/HEATERBIL

Heater: Set I limit term for Heater B control loop (from 0 to 10000). [1.0.478]

MODn/HEATERAD

Heater: Set D term for Heater A control loop (from 0 to 10000). [1.0.478]

MODn/HEATERBD

Heater: Set D term for Heater B control loop (from 0 to 10000). [1.0.478]

MODn/HEATERUPDATETIME

Heater: Set update time for control loop (from 1 to 30000, in milliseconds). [1.0.478]

MODn/HEATERARAMP

Heater: Set to 0 to disable Heater A ramping, or 1 to enable ramping (the heater target linearly ramps from the current temperature to the set point). [1.0.548]

MODn/HEATERBRAMP

Heater: Set to 0 to disable Heater B ramping, or 1 to enable ramping (the heater target linearly ramps from the current temperature to the set point). [1.0.548]

MODn/HEATERARAMPRATE

Heater: Set ramp rate for Heater A, in mK / update time (from 1 to 32767). [1.0.548]

MODn/HEATERBRAMPRATE

Heater: Set ramp rate for Heater B, in mK / update time (from 1 to 32767). [1.0.548]

MODn/DIO_LABELi

LVBias/Heater: Define a text label for DIO line i (i from 1 to 8). [1.0.624] HS/LVDS: Define a text label for DIO line i (i from 1 to 4). [1.0.695]

MODn/DIO_SOURCEi

LVBias/Heater: Select the signal source for DIO line i (i from 1 to 8), where 0 is low, 1 is high, and 2 selects the timing core. [1.0.624] HS/LVDS: Select the signal source for DIO line i (i from 1 to 4), where 0 is low, 1 is high, and 2 selects the timing core. [1.0.695]

MODn/DIO_DIRi

LVBias/Heater: Select the direction for DIO lines i (i = 12, 34, 56, or 78), using 0 for input, 1 for output. [1.0.624] HS/LVDS: Select the direction for DIO lines i (i = 1, 2, 3, 4), using 0 for input, 1 for output. [1.0.695]

MODn/DIO_POWER

LVBias/Heater/HS/LVDS: Set to 0 to use an external voltage to power the digital I/O line buffers, or 1 to the internal +3.3V supply. The +3.3V supply is routed to the DPWR pin when enabled. [1.0.624]

MODn/HS_LABELi

HS: Define a text label for high speed LVDS channel i (i = 1-12). [1.0.695]

MODn/MAG_LABELi

HS: Define a text label for high speed magnitude channel i (i = 1-12). [1.0.695]

MODn/HS_LABELi

HS: Define a text label for high speed offset channel i (i = 1-12). [1.0.695]

MODn/MAG_Vi

HS: Set the clock magnitude (5.000 to 14.000) for high speed channel i (i from 1 to 12). [1.0.695]

MODn/OFS_Vi

HS: Set the clock offset (-14.000 to 14.000) for high speed channel i (i from 1 to 12). [1.0.695]

MODn/LVDS_LABELi

LVDS: Define a text label for LVDS channel i (i = 1-16). [1.0.741]

Timing Core

Most of the modules have timing cores integrated into their FPGAs. The timing core is essentially a state machine. All timing cores are synchronized by the backplane, which distributes a master clock (MCLK) signal, a reset (RESET) signal, and a load (LOAD) signal to all modules. Each timing core has an associated RAM (with space for 2048 instructions) that is loaded with op-codes and output signal states during system configuration. The same sequence of op-codes is loaded into all timing cores; only the output signal states vary. The RESET signal forces all timing cores to begin from address zero. The outputs of the timing core are a function of the module: the ADC module's timing core outputs a clamp signal, the driver module's timing core outputs the desired clock level for each channel, and so on.

In addition to the instruction memory, there is also a set of 64 parameters that are used by the timing core. These parameters can be used to set loop counts (such as number of pixels per line). They can also be tested (zero / not zero) for conditional jumps, and can optionally be decremented by one by an instruction. A parameter can be changed on the fly – the parameter to change and its new value are set on all the boards, and then the LOAD signal is asserted to synchronously change that parameter on all modules.

Instructions

The simplest timing core instruction is a NOP (no operation). The outputs are set to the state stored with the NOP for one master clock cycle, and the timing core proceeds to the next instruction in memory. All timing core instructions execute in one clock cycle, and must define the signal outputs for the current clock cycle. Each output can be commanded high, low, or to keep its previous value.

A JUMP instruction gives the timing core a new address to begin execution at. The JUMP can be made conditional on a parameter value.

A CALL instruction commands the timing core to push the next execution address and a count value to a stack, and to begin execution at a provided address. The stack allows subroutines to be nested 16 levels deep. The count value can be either a constant or a parameter. If the count is a parameter, the CALL will only be executed if the count is non-zero. The CALL can be made conditional on another parameter value. Counts and parameters are 20-bit values.

A RETURN instruction commands the timing core to decrement the active count value. If the count is non-zero, execution jumps to an address provided with the RETURN instruction. If the count is zero, the next execution address and active count value are popped from the stack.

Optionally during any instruction, a parameter can be decremented. This is useful when an external trigger is meant to fire a sequence of one or more frame captures followed by a return to an idle mode.

Timing Script

The sequence of states the timing core will emit is defined by a timing script. Scripts are basic text with the following statements allowed:

Any line starting with a hash is a comment, and is ignored. Blank lines are also ignored.

A name followed by a colon is a label, and is used as a target for JUMP, CALL and
 # RETURN instructions
 MyLabel:

For any line that is not a label, the first token expected is the name of an output state.# These output states are defined outside of the script, and declare the state of the# timing core outputs for this clock cycle (high, low, or no change).AllClocksLow

A jump is declared as follows: AllClocksLow; GOTO MyLabel

Parameters are also defined outside the script, and are referenced by name.# To conditionally jump if a parameter is non-zero:AllClocksLow; IF MyParameter GOTO MyLabel

To conditionally jump if a parameter is zero: AllClocksLow; IF !MyParameter GOTO MyLabel

To call a subroutine 100 times using a direct value, a declared constant or a parameter:
AllClocksLow; CALL MySubroutine(100)
AllClocksLow; CALL MySubroutine(MyConstant)
MyParameter would have to be set to 100 for the subroutine to execute 100 times.
If MyParameter is zero, the call will not execute. Constants must be non-zero.
AllClocksLow; CALL MySubroutine(MyParameter)
All of these CALLs push the next execution address and current active count value to
the stack, set the active count value to the count provided, and jump to the given address.

A subroutine that has all clocks high for one clock tick would look like this: MySubroutine:

AllClocksHigh; RETURN MySubroutine

The RETURN statement tells the core to decrement the active count. If zero, it pops the# return address and active count from the stack. If non-zero, it jumps to the provided# address (executing MySubroutine again).

It's often convenient to hold a particular output state for a given number of clock cycles.# This could be done by defining a subroutine with just one instruction (as in the# MySubroutine example above) and calling it 100 times. This can also be accomplished# as follows:

AllClocksHigh; AllClocksHigh(99)

This implicitly generates a subroutine and calls it – all clocks will be high for 100 clock cycles.

Here is an example script with output. A timing core with outputs A through E is assumed,
with a single output high in each state
ExampleStart:
StateA
StateB; CALL ExampleSub(2)
StateE; GOTO ExampleStart
ExampleSub:
StateC; StateC(3)
StateD; RETURN ExampleSub

Output	Output States vs Time										
Α											
В											
С											
D			•								
E											

To decrement a parameter, add a directive to the end of a line like this: AllClocksLow; MyParameter--AllClocksLow; CALL MySubroutine(100); MyParameter—

Timing Core States

The states used in a timing script are defined by the configuration file. The STATES key declares the number of timing states defined (0...2047). Each state is then defined by a set of subkeys for a STATEn key (where n is 0...2047). The first subkey is STATEn/NAME, and it defines the name used to reference a state from the timing script. The next subkey is STATEn/CONTROL, which defines the backplane control clocks. This subkey has the form:

STATEn/CONTROL=a,b

; a is the hexadecimal clock state, where: ; Bit 0 = INT ; Bit 1 = FRAME ; Bit 2 = LINE ; Bit 3 = PIXEL ; b is a hexadecimal flag. When a bit is 1, it ; indicates that the corresponding clock should ; keep its previous value.

The clock state for each module is defined by a STATEn/MODi subkey. The format of the clock state data varies based on which module is being used. For the ADC module:

STATEn/MODi=a,b	MODi=a,b ; a is the hexadecimal clock state, where:					
	; Bit $0 = CLAMP$					
	; b is a hexadecimal flag. When a bit is 1, it					
	; indicates that the corresponding clock should					
	; keep its previous value.					

For the clock driver module:

STATEn/MODi=d1level,d1slew,d1keep,d2level,…,d8keep
; dnlevel is the floating point target clock
; level for each channel in Volts. This can
; also be a constant name.
; dnslew is 0 to select the slow slew rate,
; and 1 to select the fast slew rate.
; dnkeep is 1 to leave the level and slew
; unchanged, and 0 to use this state's values.

For the LVBias and Heater modules:

```
STATEn/MODi=d1state,d1keep,d2state,...,d8keep
    ; dnstate is the DIO state (0 = low, 1 = high).
    ; dnkeep is 1 to leave the state
    ; unchanged, and 0 to use this state's value.
```

For the HS module:

```
STATEn/MODi=hs1state,hs1keep,...,hs12keep,d1state,d1keep,...,d4keep
; hsnstate is a 10 digit binary sequence for
; hs channel n, where each 0 or 1 in the
; sequence represents the clock state for 1 ns
; of the 10 ns master clock tick.
; hsnkeep is 1 to leave the previous sequence
; unchanged, and 0 to use this state's value.
; dnstate is the DIO state (0 = low, 1 = high).
; dnkeep is 1 to leave the state
; unchanged, and 0 to use this state's value.
```

For the LVDS module:

```
STATEn/MODi=lvds1state,lvds1keep,...,lvds16keep,d1state,d1keep,...,d4keep
    ; lvdsnstate is the state for LVDS channel n
    ; (0 = low, 1 = high)
    ; lvdsnkeep is 1 to leave the previous state
    ; unchanged, and 0 to use this state's value.
    ; dnstate is the DIO state (0 = low, 1 = high).
    ; dnkeep is 1 to leave the state
    ; unchanged, and 0 to use this state's value.
```

Sampling and Deinterlacing

The CCD outputs are continuously sampled at 100 MHz by the ADC modules. The controller needs to know which samples to use for calculating a pixel value, and where to put those pixels in the image frame buffer. The timing for these operations is controlled by the FRAME, LINE, and PIXEL control clocks. PIXEL goes high for one master clock tick at the start of a pixel. This pulse causes the internal counters and accumulators for performing correlated double sampling (CDS) to reset to zero. CDS is performed by summing the ADC samples when the CDS counter is between SHP1 and SHP2 to get a reset level value, summing the ADC samples when the CDS counter is between SHD1 and SHD2 to get a video level value, normalizing the two values, and then calculating the difference between those two values. This calculated value is then adjusted by the digital gain and offset defined in the tap configuration. The accumulators are 32 bits, and the emitted pixel values can be either 16 or 32 bits. The CDS counters are 16 bit, so the longest pixel sampling time is 655.36 us, or 1.5 kHz.

The pixel values for each CCD output (tap) are sent to the deinterlacing engine, which calculates the destination frame buffer memory address for each arriving pixel and writes the pixels into the frame buffer. The deinterlacing engine maintains internal pixel, line and frame counters, and keeps track of which frame buffers are locked for writing or reading. If the FRAME clock is high when the PIXEL clock goes high, the line and pixel counters are reset and the frame counter is incremented. If the LINE clock is high when the PIXEL clock goes high, the pixel counter is reset and the line counter is incremented. The PIXELCOUNT and LINECOUNT configuration keys specify how many pixels and lines the deinterlacing engine waits for per tap before marking a frame complete and locking the next unused frame buffer for writing.

Internally, the deinterlacing engine decides where to put each tap's pixels using a pointer that has an initial value at the start of a frame, and is adjusted using specified deltas after each pixel and line. A CCD with four outputs, one in each corner, would have four taps defined that initially point to the four corners of the frame buffer. The deinterlacing pattern is defined by the TAPLINES, TAPLINEN, PIXELCOUNT, LINECOUNT, FRAMEMODE and SAMPLEMODE configuration keys. FRAMEMODE is set to 0 (top) if the first sampled pixels should be written to the top of the frame buffer. FRAMEMODE is set to 1 (bottom) if the first sampled pixels should be written to the bottom of the frame buffer. FRAMEMODE is set to 2 (split) if the first sampled pixels from the first half of the taps should be written to the top of the frame buffer. SAMPLEMODE is set to 0 for 16 bit pixels, and 1 for 32 bit pixels. The order and readout direction of each tap, along with the digital gain and offset to apply to each tap, are specified in a list of taps. The number of tap configuration lines is defined by the TAPLINES key. Each TAPLINEn key has the format:

TAPLINEn=tap,gain,offset

"tap" is a string of the form ADnd, where n is 1 to 16, and d is 'L' or 'R'. The AD channel for a tap (n) is 1 for the first channel from an ADC module in backplane slot 5, 2 for the second channel from backplane slot 5, up to 16 for the fourth channel from an ADC module in backplane slot 8. The readout direction (d) is 'L' if the first pixel values should be written at the left edge of a tap's portion of the frame buffer, and 'R' to start at the right edge. "gain" is a floating point gain such as "1.0". By default, the reset level is expected to be greater than the video level (pixel value = reset level – video level). If "gain" is negative, the reset level is assumed to be less than the video level (pixel value = video level – reset level). "offset" is an integer to add to the pixel values, which is useful to keep black pixels at some value above zero so that RMS noise can be accurately measured.

Raw Samples

Tuning a CCD is aided by viewing the raw CCD output waveform, as it allows for the direct inspection of characteristics such as settling times, optimal sampling windows, reset level stability, and clock feed through. The Archon controller allows some of the raw 16 bit 100 MHz ADC samples for a single channel to be acquired simultaneously with the normal frame data. Due to the finite frame buffer size (512 MB), typically only a portion of the frame can be acquired in this way.

To enable the capture of raw data, set the RAWENABLE key to 1. Set the RAWSEL key to the desired AD channel (0 for channel 1 of the ADC module in slot 5 through 15 for channel 4 of the ADC module in slot 8). Set the RAWSTARTLINE and RAWENDLINE to the first and last lines of raw data to capture. Set the RAWSTARTPIXEL key to the pixel number when raw data should start being captured for each line. Set RAWSAMPLES to the number of raw samples to store from each line. The number of samples will be rounded up to the next even block size (a multiple of 1024). Note that raw captures can quickly become very large: capturing 1000 lines of 1000 pixels with a 100 kHz pixel clock amounts to 1 gigasamples, or 2 gigabytes.

Frame Buffers

There are three 512 MByte frame buffers, occupying the upper 1.5 GBytes of the backplane's 2 GBytes of DDR3 RAM. There is usually one frame locked for reading (by the host), and another locked for writing (by the deinterlacing engine). When the deinterlacing engine starts a new frame (FRAME clock is high when PIXEL clock goes high), it locks the next unlocked frame buffer, updates the frame buffer's info (time stamp, frame number, etc.), and begins filling the buffer with data. It sets the BUFnCOMPLETE flag after the frame is complete. The FRAME command reports the status of the three frame buffers, including the width, height, sample size, timestamp, how many pixels or lines are complete, and whether the frame is complete. A host program can reduce frame capture latency by fetching partial frame data in advance using the BUFnLINES status to determine what data is valid now.

Typically, a host program will issue the FRAME command, and check the returned status data to see if there are any frame buffers holding completed frames with a frame number greater than what the program has already captured. If a new frame exists, the host program issues a LOCK command to prevent that buffer from being overwritten, and then fetches the pixel data using a FETCH command. The number of bytes to fetch for a complete frame is the frame width times the frame height times 2 (for 16-bit samples) or 4 (for 32-bit samples). Divide the number of bytes by 1024 and round up to determine the number of blocks to fetch. The starting address is 0xA0000000 for frame buffer 1, 0xC0000000 for frame buffer 2, and 0xE0000000 for frame buffer 3. Smaller portions of the frame data can be fetched at will using FETCH commands with appropriate offsets and lengths. Raw data in a frame

buffer is retrieved using the same FETCH command, but after adding the frame buffer offset given by BUFnRAWOFFSET to the base frame buffer address.

If the BIGBUF configuration key is set to 1, the 1.5 GB of frame buffer memory space is divided into two larger 768MB frame buffers. The FRAMEnBASE keys from the frame status command report the new base addresses of the frame buffers (0xA0000000 and 0xD0000000). FRAME3 is unused in this mode.

GUI

Archon is provided with an example GUI application that implements the necessary functions to communicate with the controller over its network interface, apply a configuration, and read back captured images. The GUI is built on the Qt framework (http://qt-project.org) for cross-platform operation. It also uses the qwt library (qwt.sourceforge.net) for plotting functions.

The next two sections will describe the GUI in conjunction with an example Archon controller system as seen in Figure 24.



Figure 24: Example Archon Controller

The example controller has a driver module in slot 3, and an ADC module in slot 5. A jumper wire connects channel 1 of the driver to channel 1 of the ADC. The other three ADC channels are grounded. Powering on Archon, launching the GUI, and clicking "Connect" yields something similar to Figure 25.

Archon GUI 1.0.404 9 System Module Help	
chon IP Address 0000000000422057662: System startup [main:5415] 0.0.0.0.2 0000000000432135729: DNA: 24496A715E301C [main:5445] Disconnect 1	
Clear Log	al Plot Vertical Plot PTC Plot Raw Image Horizontal Raw Plot Vertical Raw Plot Slot 3: DRIVER Slot 5: AD
System	i - Status
Backplane Rev Version ID Temp	Status Valid: 1
Backplane X12 C 1.0.404 0024498&715E301C 31.4 C	Status Count: 5499275
Slot Module Rev Version ID Temp	Jadas Count. 8499278
1 Empty	Power
2 Empty	Power ID: 0000006754D4
3 Driver C 1.0.379 0131AB38BE6AFA98 28.0 C	Supply V A
4 Empty	P2V5 2.643 1.551
5 AD A 1.0.285 01399CFCC62F0A20 27.3 C	P5V 5.166 1.668
6 Empty	P6V 6.197 0.013
7 Empty	N6V -6.223 0.014
8 Empty	P17V 17.188 0.016
9 Empty	N17V -17.181 0.014
10 Empty	P35V 35.215 0.000
11 Empty	N35V 0.000 0.000
12 Empty	USER 0.001 -0.001
	HEATER 28.055 -0.001
Frame Buffers	
Buffer Frame Width Height Pixels Lines Raw Blocks Raw Lines Status	Trigger Control
1 0 0 0 0 0 0	Fetch Trigger Out Force
2 0 0 0 0 0 0 0	Fetch
	Trigger Out Invert
3 0 0 0 0 0 0 0	Fetch Trigger Out Power
T Auto Fetch	
Base Filename: temp	Apply
ease menance. I temp	
Apply All	Power On Power Of
Frame: 0	Signal: 0.0 Noise: 0.00 DR: 0.0 dB

Figure 25: Archon GUI

The top portion of the GUI is dedicated to Archon communication, with the controller's IP address on the left, and a log of informational messages from the GUI and controller on the right.

The File menu allows an Archon configuration file (*.acf) to be loaded or saved. The configuration file is stored in the Windows INI format, with two sections. The first section is [SYSTEM], which stores the output of the <u>SYSTEM</u> network command. This allows the GUI to display and edit a system configuration even without a controller attached. The second INI section is [CONFIG], which contains all of the configuration key/value pairs that are sent to the controller.

The System and Module menus allow the firmware of the connected controller to be updated or verified. For the system, the backplane firmware, microprocessor code, and/or camera configuration can be flashed depending on which items are checked in the menu. For the modules, select the target module and then select Flash or Verify. In either case, the GUI will prompt for a firmware file (*.mcs) to open.

The main buttons at the bottom of the GUI include "Apply All", which writes the camera configuration specified in the rest of the GUI to the controller, and "Power On" and "Power Off" buttons to enable or disable power to the CCD. The box next to the power buttons is gray for an unconfigured system or unknown power state, red when power to the CCD is off, and green when power is on.

The status bar at the bottom of the GUI displays the current operation and its progress, the most recent captured frame number, and statistics from the image window.

The remainder of the GUI is broken into tabs, with several system-wide tabs, and individual tabs for each installed module.

System Tab

The system tab is divided into several boxes. The System box lists the PCB and firmware version, unique ID, and temperature of the backplane and all installed modules.

The Frame Buffers box shows the status of the three 512 MByte frame buffers in the controller. This includes the frame number stored in each buffer, along with the frame's width, height, completed pixels, completed lines, additional raw mode data size, and status (read/write/complete). An individual buffer can be copied to the GUI's image buffer by clicking the "Fetch" button next to the desired frame. Alternatively, the "Auto Fetch" option can be selected, and the GUI will constantly retrieve the most recently completed frame. In addition, a base filename can be specified for frames saved to disk.

The GUI continuously fetches status data from the controller while connected, including temperatures, voltages, etc (see the <u>STATUS</u> and <u>FRAME</u> network commands). The Status Box reports whether the status data retrieved is valid, and how many times the controller has updated its internal status registers.

The Power box displays the power board's unique ID, along with voltage and current readings for each of the system power supplies.

The Trigger Control box allows the controller's trigger output to be configured. Select the Force checkbox to force the trigger output high or low (depending on the state of the Level checkbox), or deselect it to have the trigger controlled by the timing core. Select the Invert checkbox to invert the sense of the trigger (active is defined as a high voltage by default). Select the Power checkbox to locally power the trigger output, or deselect it to optoisolate the output. Click the "Apply" button to apply the trigger configuration.

Timing Script Tab

Most of the Timing Script tab is dedicated to a textual timing script entry area. The format of the timing script is defined in the <u>Timing Script</u> section. The "Load Timing" button downloads the timing script, timing states, and timing parameters to the controller and resets the timing cores. The "Timing Reset" button only resets the timing cores without changing any other configuration data.

Timing States Tab

The individual timing core states are defined in the Timing States tab, as seen in Figure 26. The list of states is on the left. Add a new state with the "Add" button. Rename it by double-clicking the new state name. Delete a selected state with the "Delete" button. Duplicate a state with the "Duplicate" button. Move selected states up and down in the list with the "Move Up" and "Move Down" buttons. The levels of all system signals during a state are displayed in the tabs to the right of the state list when a state is selected. The Control tab shows system-wide control signals (the Integrate, Frame, Line, and Pixel signals). Each installed module with configurable timing is given its own tab. Simple signals can be high (checkbox checked) or low (unchecked), and can have Keep on or off. More complex signals such as a clock driver channel will have other data, such as slew rate and the desired clock voltage. In either case, if Keep is checked, the signal state will remain unchanged from its previous state. If Keep is unchecked, the signal will assume the new values defined for this state when it executes.

Archon GUI 1.0.404		_ 🗆 ×								
ile System Module Help										
Archon IP Address 0000000000422057662: Syst	cen startun [main:5415]									
10.0.0.2 0000000000432135729: DNA	A: 24498A715E301C [main:5445]									
Disconnecc	Disconnect									
Clear Log										
System Timing Script Timing States Paran	meters 🛛 CDS / Deint 🗍 Image 📕 Horizontal Plot 🗍 Vertical Plot 🗍 PTC Plot 🗍 Raw Image 🗍 Horizontal Raw Plot 🗍 Vertical Raw Plot 🗍 Slot 3: DRIVER 🔤	Slot 5: AD								
State Name	Signal States									
A	Control Slot 3: DRIVER Slot 5: AD									
B	Name Level (Y) Slew Fast Keep ID									
-										
	CH3									
	CH4									
	CH5									
	666									
	CH7									
Move Up Move Down	1									
Add Delete										
Duplicate										
Apply All	Power On P	Power Off								
•	Frame: 0 Signal: 0.0 Noise: 0.00 DR: 0.0 dB X: 4 Y: 10 Value: 671744									

Figure 26: Timing States Entry

Parameters Tab

The Parameters tab is split into two halves. The left half is a list of up to 64 timing core parameters, in NAME=VALUE form. These are used in the timing script, and can be changed on the fly by clicking the "Apply" button. The right half of the Parameters tab is a list of named constants. These can be used in

many places in the GUI (in the timing script, as clock voltage levels, etc.), but changed values only take effect after reconfiguration (via an "Apply" button, reloading the timing, etc.).

CDS/Deint Tab

The CDS/Deint tab contains the settings for the digital correlated double sampling filter and the deinterlacing engine. The First/Last Reset Sample and First/Last Video Sample fields control which 100 MHz ADC samples after a pixel clock are summed for the reset/reference level, and which are summed for the video level. The CDS output is the reference level minus the video level. The CDS accumulators are 32 bits, and are normalized based on the number of summed reset or video level samples. The Sample Mode setting controls whether 16 bits (Normal) or 32 bits (HDR) are passed to the deinterlacing engine.

The remaining settings configure the deinterlacing engine. The Pixels Per Tap and Lines Per Tap settings define the number of pixel and line clocks per frame per CCD output. The engine uses these values to determine when a line or frame is finished. The Frame Mode defines whether the first pixel should be written to the top of the frame (Top), the bottom of the frame (Bottom), or if the first half of the outputs should be written to the top and the second half to the bottom (Split). Big Buffers enables two 768MB frame buffers instead of the standard three 512MB buffers.

If raw/oscilloscope data for one channel should be captured in addition to normal frame data, check the Raw Enable checkbox. The Raw Channel Select field selects the raw capture channel. 1 - 4 selects a channel from the first ADC slot, 5 - 8 from the second ADC slot, etc. The Raw Start Line and Raw End Line indicate during which portion of a frame raw data should be captured. Raw Start Pixel defines when in a line raw data capture should start. Raw Samples configures how many 16 bit 100 MHz samples should be acquired per line. This is rounded up to a multiple of 1024.

The Tap Order box to the right is filled with the CCD output order, as described in the <u>deinterlacing</u> <u>section</u>.

Click the "Apply" button to load and apply the CDS/deinterlacing settings to the controller.

Image Tab

Captured images are displayed in the image tab. Move the cursor over the image to display X, Y, and pixel values in the lower right corner of the GUI. Left click to select the X and Y plot locations (visible under the Horizontal Plot and Vertical Plot tabs). Right click and drag to draw a signal statistics box, and middle click and drag to draw a noise statistics box. Statistics are displayed at the bottom of the GUI. Zoom in and out with the Zoom buttons. Adjust the image brightness and contrast with the sliders at the bottom of the image tab, and reset to the defaults with the "Reset LUT" button. Save and load raw image data with the "Save Frame" and "Load Frame" buttons.

Plot Tabs

Left click and drag to zoom on a plot. Middle click to restore the display to the full plot. Right click and drag to pan. Check the "Average over signal area" checkbox to display an average plot of the image rows or columns encompassed by the green signal box. Save a text file of the plot data by clicking the

"Save Plot" button. The PTC Plot can be used to manually acquire points for a photon transfer curve. Click the "Snap PTC" button while the controller is taking a sequence of images with constant illumination to add a signal/variance point to the PTC plot. The GUI calculates the PTC signal as the signal box mean minus the noise box mean, and the PTC variance as the variance of the difference of the last two frames. Change "PTC frames to average" to a number greater than 1 to have the GUI average the variance of multiple sets of images. The PTC plot point will be added after the requisite number of frames have been captured. Clear the PTC plot with the "Reset PTC" button.

Raw Tabs

The Raw Image, Raw Horizontal Plot, and Raw Vertical Plot tabs operate similarly to the Image and Plot tabs, but display the captured raw data from a frame if available.

ADC Tab

An ADC tab will be added to the GUI for each installed ADC module. The "Clamp High" and "Clamp Low" settings define the DC restore voltages for the positive and negative sides of the AC-coupled differential inputs. The best noise performance occurs when these are both zero, but they can be offset to use more of the ADC dynamic range. Raw ADC data should be inspected to verify that the CCD reset level is not exceeding the ADC input range. The hardware preamp gain is selected with the "Preamp Gain" control, with high gain corresponding to a 1.3 V full scale, and low gain giving a 4 V full scale. The "Apply" button applies the changes made for a specific module to the controller.

Driver Tab

A Driver tab will be added to the GUI for each installed clock driver module. Each channel can be assigned a label for user reference. The labels will also appear in the Timing States tab for the corresponding timing signals. Fast and slow slew rates are defined for each channel in volts per microsecond. Each channel can also be enabled or disabled. Disabled channels use significantly less power. The "Apply" button applies the changes made for a specific module to the controller.

Bias Tabs

An LVBias or HVBias tab will be added to the GUI for each installed bias module. Each channel can be assigned a label for user reference. The desired bias levels when CCD power is on are entered in the "Command" boxes. A current limit can be entered for the six high power channels. The measured voltage and current are displayed. When power to the CCD is off, all channels should be at about zero volts. The "Order" fields define the power up and down sequence of the biases. Order 0 biases power on first and off last, Order 1 biases power on second, etc. The high power biases can additionally be enabled or disabled. Disabled biases draw significantly less power. The "Apply" button applies the changes made for a specific module to the controller.

Basic Examples

This section walks through some examples using the system shown in Figure 24. A single clock driver channel is connected to an ADC channel. The clock driver will simulate a CCD output, and the resulting simulated images will be captured.

To begin, turn Archon on, and click the "Connect" button to connect to the controller and fetch the system configuration. The result is a screen similar to Figure 25. The next step is to define the states for the timing core in the "Timing States" tab. Click the "Add" button. A new state named "new" appears in the "State Name" list. All of the signal states (under the "Control", "Driver", and "AD" tabs) default to "Keep". In a typical script, most states will only change one or a few of the clocks at a time, and leave the rest unchanged. However, the first state should define all of the signals as a starting point. Rename the "new" state to "Reset" by double-clicking on "new" and typing "Reset". Clear all of the "Keep" checks under the "Control" tab and leave the "INT", "FRAME", "LINE", and "PIXEL" checkboxes cleared. Under the "Driver" tab, clear the "Keep" checkbox for channel 1 and enter a level of "0.0". Under the "AD" tab clear the "Keep" checkbox and set the "Clamp" checkbox.

Continue adding states. Leave the "Keep" checkboxes set except for the signals defined in the table below.

State Name	Frame	Line	Pixel	Driver Ch 1	Clamp
Reset	Off	Off	Off	0.0	On
Idle				0.0	Off
Frame	On				
Line		On			
Pixel			On		
Clamp					On
А	Off	Off	Off	0.0	
В	Off	Off	Off	-0.25	
С	Off	Off	Off	-0.75	
D	Off	Off	Off	-1.5	
Х					

A simple test script to exercise the clocks is listed below. Enter it in the "Timing Script" tab. Also set the fast slew rate for channel 1 under the "Driver" tab to 100 V / us.

Start: A; X(99) B; X(99) C; X(99) D; X(98) X; GOTO Start

Click "Apply All" followed by "Power On". If everything is correct, the controller will be outputting a waveform from clock driver channel 1 that goes from 0 V, to -0.25 V, to -0.75 V, to -1.5 V. It will sit at each level for 1 us (100 x 10 ns), and slew between levels at 100 V / us. An oscilloscope capture of the waveform is shown in Figure 27. Experiment with the state durations and slew rate. Changing the first line to "A: X(199)" and setting the slew rate to 5 V / us gives Figure 28.







Figure 28: Modified Test Clock Example

The next script uses the previously defined states to generate a simulated 2 x 2 image.

Reset # Wait for frames to be requested (Count greater than 0). # Clamp ADC inputs while idle. Start: Idle; X(100) Clamp; X(2000) Idle; X(100) Idle; IF !Count GOTO Start # Start a frame Frame # First line Line Idle; CALL BlackPixel Idle; CALL DarkPixel Idle; X(100) Clamp; X(2000) Idle; X(100) # Second line Line Idle; CALL MedPixel Idle; CALL BrightPixel Idle; X(100) Clamp; X(2000) Idle; X(100) # Decrement the number of frames and return to the main loop Idle; GOTO Start; Count--# Individual pixel timing subroutines with various intensities BlackPixel: Pixel A; X(1020) X; RETURN BlackPixel DarkPixel: Pixel A; X(509) B; X(510)

X; RETURN DarkPixel

MedPixel: Pixel A; X(509) C; X(510) X; RETURN MedPixel BrightPixel: Pixel A; X(509) D; X(510) X; RETURN BrightPixel

The initial reset sets all of the signals to known values, and leaves the DC restore clamp on. During system configuration, the timing core is held in reset, and outputs the signal levels defined by the first state in the script. Keeping the clamp on during this time prevents the AC-coupled preamps from drifting. The "Start" label is the beginning of this script's main loop. If the "Count" parameter is zero, the script just clamps the preamps. Once "Count" is greater than zero (when the user has requested a frame), a frame is started. The system is notified that a frame is starting when the Frame signal is high at the same time as the Pixel signal (the Frame and Line signals are only sampled by the system when the Pixel signal is high). This is accomplished by the "Frame" state, which sets the Frame signal high. All of the states between "Frame" and "Pixel" have the Frame signal set to "Keep", so it remains high. The states after the "Pixel" state all clear the Frame, Line, and Pixel signals, so subsequent states don't unintentionally start a new line or frame.

The script next generates two lines. The first line generates a black pixel (the reset and video levels are both 0 V), followed by a low level pixel (reset level of 0 V, signal level of -0.25 V). The two pixel sequences are encoded in subroutines. In this script, each pixel takes exactly 1024 clock cycles to complete. The initial "Idle; CALL" is the first cycle, the start of pixel flag "Pixel" is the second, and the subsequent clock level states and final "X; RETURN" add the remainder to get to exactly 1024. After the two pixels per line, the preamp is clamped again. The second line emits a mid-level pixel followed by a bright pixel. After the second line is complete, the "Count" parameter is decremented, and execution jumps back to the main loop.

Before executing this script, some other settings must be adjusted. The "Count" parameter must be defined in the "Parameters" box of the "Parameters" tab, by entering "Count=1". In the "CDS / Deint" tab, set the first reset sample to "100" and the last reset sample to "400". Set the first video sample to "600" and the last video sample to "900". Leave the sample mode at "Normal" (16 bits per pixel), set "Pixels Per Tap" to "2", and "Lines Per Tap" to "2". Leave "Frame Mode" at "Top", and check the "Raw Enable" checkbox. Set "Raw Channel Select" to "1", "Raw Start Line" to "0", and "Raw End Line" to "1". Set "Raw Start Pixel" to "0", and "Raw Samples" to "2048". The effect of all of this is that the system will expect two lines of two pixels each, and will average 300 samples during the reset level and 300 samples during the video level. The system will also store two lines of raw data, which will encompass the entire image since each pixel has a duration of 1024 samples. Under "Tap Order", enter "AD1L, 1.0, 100" (only a single AD channel, starting at the left, with a digital gain of 1 and an offset of 100). Channel 1 of the

clock driver should already be set to 100 V / us and enabled under the "Driver" tab. In the "AD" tab, set both clamp levels to 0 V, and select the low gain mode.

The complete configuration has now been entered. Click "Apply All", followed by "Power On". Check the "Auto Fetch" checkbox in the "System" tab. In the "Parameters" tab, click "Apply". This sets the "Count" parameter back to 1. The running script (which has been idling since "Apply All") will see Count change, emit a frame, decrement "Count", and go back to idling. The GUI will detect the newly completed frame and fetch the data. The captured image (zoomed in to show the four pixels) is shown in Figure 29. The pixel values in DN are 100, 3571, 10537, and 21003. A plot of the first raw line is shown in Figure 30. The first 1536 samples average 32768 DN, and the remainder of the line (ignoring the time for slewing) is at 29297 DN. A plot of the second raw line is in Figure 31. The first 512 samples are at 32768 DN, the next 512 samples are at 32768 DN, and the final 512 samples are at 11865 DN (again ignoring the short slewing intervals). Archon calculated the pixel values as follows:

Pixel 1: [(Reset level = average of samples 100 to 400 of line 1 = 32768) – (video level = average of samples 600 to 900 of line 1 = 32768)] x (CDS gain = 1.0) + (CDS offset = 100) = **100**.

Pixel 2: [(Reset level = average of samples 1124 to 1424 of line 1 = 32768) – (video level = average of samples 1624 to 1924 of line 1 = 29297)] x (CDS gain = 1.0) + (CDS offset = 100) = **3571**.

Pixel 3: [(Reset level = average of samples 100 to 400 of line 2 = 32768) – (video level = average of samples 600 to 900 of line 2 = 22331)] x (CDS gain = 1.0) + (CDS offset = 100) = **10537**.

Pixel 4: [(Reset level = average of samples 1124 to 1424 of line 2 = 32768) – (video level = average of samples 1624 to 1924 of line 2 = 11865)] x (CDS gain = 1.0) + (CDS offset = 100) = **21003**.



Figure 29: Example Image



Figure 30: Raw Samples for Line 1





Grounding

Extracting maximum performance from low noise, scientific CCDs requires extra attention to a system's grounding configuration. Archon is designed to accommodate various topologies. By default, the chassis is connected to the earth ground pin on the power connector, and signal ground (the ground planes of the backplane and all modules) is isolated from the chassis. Typically, signal ground and earth ground are tied together at a single point to avoid loops. If signal ground and the chassis are tied together at the CCD (somewhere in the dewar, perhaps), no further action is necessary. Often, signal ground and chassis ground are tied together on a customized interface board (a custom interface board plugs into the Archon module connectors and routes all of the signals to a set of user-defined connectors for connection to the CCD). If the chassis is already earth grounded (perhaps because it's mounted to an earth ground wire that goes from the power connector to the corner of the backplane. Alternatively, if there is no other connection between signal ground and earth ground, the nylon washer between the green earth ground wire and the backplane can be removed, so that the corner of the backplane becomes the single point ground.

The cabling chosen to connect to the CCD should have continuous shielding that has a low impedance connection to both the Archon chassis and the dewar, and should be isolated from signal ground. Using properly balanced and terminated differential amplifiers and cabling from the CCD outputs to the Archon AD module inputs will further improve the system's ability to reject external noise sources.

Appendix A: Test Clock Configuration File

This is a complete listing of the GUI configuration file for the test clock example.

[SYSTEM] BACKPLANE_ID=0024498A715E301C BACKPLANE_REV=2 BACKPLANE_TYPE=1 BACKPLANE_VERSION=1.0.408 MOD1 ID=000000000000000 MOD1 REV=0 MOD1 TYPE=0 MOD1_VERSION=0.0.0 MOD2 ID=000000000000000 MOD2 REV=0 MOD2 TYPE=0 MOD2 VERSION=0.0.0 MOD3_ID=0131AB38BE6AFA98 MOD3 REV=2 MOD3 TYPE=1 MOD3 VERSION=1.0.379 MOD4 ID=000000000000000 MOD4 REV=0 MOD4_TYPE=0 MOD4 VERSION=0.0.0 MOD5 ID=01399CFCC62F0A20 MOD5 REV=0 MOD5 TYPE=2 MOD5 VERSION=1.0.285 MOD6_ID=000000000000000 MOD6 REV=0 MOD6_TYPE=0 MOD6 VERSION=0.0.0 MOD7 ID=00000000000000 MOD7 REV=0 MOD7 TYPE=0 MOD7 VERSION=0.0.0 MOD8_ID=000000000000000 MOD8 REV=0 MOD8_TYPE=0 MOD8 VERSION=0.0.0 MOD9_ID=000000000000000 MOD9_REV=0 MOD9 TYPE=0 MOD9 VERSION=0.0.0 MOD10 ID=000000000000000 MOD10_REV=0 MOD10_TYPE=0 MOD10 VERSION=0.0.0 MOD11 ID=000000000000000

```
MOD11 REV=0
MOD11 TYPE=0
MOD11_VERSION=0.0.0
MOD12 ID=000000000000000
MOD12_REV=0
MOD12_TYPE=0
MOD12 VERSION=0.0.0
MOD PRESENT=14
POWER_ID=0000006754D4
[CONFIG]
CONSTANTØ=
CONSTANTS=1
FRAMEMODE=0
LINE0=Start:
LINE1="A; X(99)"
LINE2="B; X(99)"
LINE3="C; X(99)"
LINE4="D; X(98)"
LINE5="X; GOTO Start"
LINE6=
LINECOUNT=1
LINES=7
MOD3\ENABLE1=1
MOD3\ENABLE2=0
MOD3\ENABLE3=0
MOD3\ENABLE4=0
MOD3\ENABLE5=0
MOD3\ENABLE6=0
MOD3\ENABLE7=0
MOD3\ENABLE8=0
MOD3\FASTSLEWRATE1=100
MOD3\FASTSLEWRATE2=1
MOD3\FASTSLEWRATE3=1
MOD3\FASTSLEWRATE4=1
MOD3\FASTSLEWRATE5=1
MOD3\FASTSLEWRATE6=1
MOD3\FASTSLEWRATE7=1
MOD3\FASTSLEWRATE8=1
MOD3\LABEL1=
MOD3\LABEL2=
MOD3\LABEL3=
MOD3\LABEL4=
MOD3\LABEL5=
MOD3\LABEL6=
MOD3\LABEL7=
MOD3\LABEL8=
MOD3\SLOWSLEWRATE1=1
MOD3\SLOWSLEWRATE2=1
MOD3\SLOWSLEWRATE3=1
```

```
MOD3\SLOWSLEWRATE4=1
MOD3\SLOWSLEWRATE5=1
MOD3\SLOWSLEWRATE6=1
MOD3\SLOWSLEWRATE7=1
MOD3\SLOWSLEWRATE8=1
MOD5\CLAMPHIGH=0.0
MOD5\CLAMPLOW=0.0
MOD5\PREAMPGAIN=0
PARAMETERS=0
PIXELCOUNT=1
RAWENABLE=0
RAWENDLINE=0
RAWSAMPLES=0
RAWSEL=0
RAWSTARTLINE=0
RAWSTARTPIXEL=0
SAMPLEMODE=0
SHD1=0
SHD2=0
SHP1=0
SHP2=0
STATE0\CONTROL="0,0"
STATE0\MOD5="1,0"
STATE0\NAME=Reset
STATE1\CONTROL="0,F"
STATE1\MOD5="0,0"
STATE1\NAME=Idle
STATE2\CONTROL="2,D"
STATE2\MOD5="0,1"
STATE2\NAME=Frame
STATE3\CONTROL="4,B"
STATE3\MOD5="0,1"
STATE3\NAME=Line
STATE4\CONTROL="8,7"
STATE4\MOD5="0,1"
STATE4\NAME=Pixel
STATE5\CONTROL="0,F"
STATE5\MOD5="1,0"
STATE5\NAME=Clamp
STATE6\CONTROL="0,1"
STATE6\MOD5="0,1"
STATE6\NAME=A
STATE7\CONTROL="0,1"
```

```
STATE7\MOD5="0,1"
STATE7\NAME=B
STATE8\CONTROL="0,1"
STATE8\MOD5="0,1"
STATE8\NAME=C
STATE9\CONTROL="0,1"
STATE9\MOD5="0,1"
STATE9\NAME=D
STATE10\CONTROL="0,F"
STATE10\MOD5="0,1"
STATE10\NAME=X
STATES=11
TAPLINES=0
TRIGOUTFORCE=0
TRIGOUTINVERT=0
TRIGOUTLEVEL=0
TRIGOUTPOWER=0
```

Appendix B: Basic Example Configuration File

This is a complete listing of the configuration file used to generate the sample 2 x 2 images.

[SYSTEM] BACKPLANE_ID=0024498A715E301C BACKPLANE_REV=2 BACKPLANE_TYPE=1 BACKPLANE_VERSION=1.0.408 MOD1 ID=000000000000000 MOD1 REV=0 MOD1 TYPE=0 MOD1_VERSION=0.0.0 MOD2 ID=000000000000000 MOD2 REV=0 MOD2 TYPE=0 MOD2 VERSION=0.0.0 MOD3_ID=0131AB38BE6AFA98 MOD3 REV=2 MOD3 TYPE=1 MOD3 VERSION=1.0.379 MOD4 ID=000000000000000 MOD4 REV=0 MOD4_TYPE=0 MOD4 VERSION=0.0.0 MOD5 ID=01399CFCC62F0A20 MOD5 REV=0 MOD5 TYPE=2 MOD5 VERSION=1.0.285 MOD6_ID=000000000000000 MOD6 REV=0 MOD6_TYPE=0 MOD6 VERSION=0.0.0 MOD7 ID=00000000000000 MOD7 REV=0 MOD7 TYPE=0 MOD7 VERSION=0.0.0 MOD8_ID=000000000000000 MOD8 REV=0 MOD8_TYPE=0 MOD8 VERSION=0.0.0 MOD9_ID=000000000000000 MOD9_REV=0 MOD9 TYPE=0 MOD9 VERSION=0.0.0 MOD10 ID=000000000000000 MOD10_REV=0 MOD10_TYPE=0 MOD10 VERSION=0.0.0 MOD11 ID=000000000000000

```
MOD11 REV=0
MOD11 TYPE=0
MOD11 VERSION=0.0.0
MOD12 ID=000000000000000
MOD12_REV=0
MOD12_TYPE=0
MOD12 VERSION=0.0.0
MOD PRESENT=14
POWER_ID=0000006754D4
[CONFIG]
CONSTANTØ=
CONSTANTS=1
FRAMEMODE=0
LINE0=Reset
LINE1 =
LINE2=# Wait for frames to be requested (Count greater than 0). Clamp
ADC inputs while idle.
LINE3=Start:
LINE4="Idle; X(100)"
LINE5="Clamp; X(2000)"
LINE6="Idle; X(100)"
LINE7="Idle; IF !Count GOTO Start"
LINE8=
LINE9=# Start a frame
LINE10=Frame
LINE11=
LINE12=# First line
LINE13=Line
LINE14="Idle; CALL BlackPixel"
LINE15="Idle; CALL DarkPixel"
LINE16="Idle; X(100)"
LINE17="Clamp; X(2000)"
LINE18="Idle; X(100)"
LINE19=
LINE20=# Second line
LINE21=Line
LINE22="Idle; CALL MedPixel"
LINE23="Idle; CALL BrightPixel"
LINE24="Idle; X(100)"
LINE25="Clamp; X(2000)"
LINE26="Idle; X(100)"
LINE27=
LINE28=# Decrement the number of frames and return to the main loop
LINE29="Idle; GOTO Start; Count--"
LINE30=
LINE31=# Individual pixel timing subroutines with various intensities
LINE32=BlackPixel:
LINE33=Pixel
LINE34="A; X(1020)"
```

```
LINE35="X; RETURN BlackPixel"
LINE36=
LINE37=DarkPixel:
LINE38=Pixel
LINE39="A; X(509)"
LINE40="B; X(510)"
LINE41="X; RETURN DarkPixel"
LINE42=
LINE43=MedPixel:
LINE44=Pixel
LINE45="A; X(509)"
LINE46="C; X(510)"
LINE47="X; RETURN MedPixel"
LINE48=
LINE49=BrightPixel:
LINE50=Pixel
LINE51="A; X(509)"
LINE52="D; X(510)"
LINE53="X; RETURN BrightPixel"
LINE54=
LINECOUNT=2
LINES=55
MOD3\ENABLE1=1
MOD3\ENABLE2=0
MOD3\ENABLE3=0
MOD3\ENABLE4=0
MOD3\ENABLE5=0
MOD3\ENABLE6=0
MOD3\ENABLE7=0
MOD3\ENABLE8=0
MOD3\FASTSLEWRATE1=100
MOD3\FASTSLEWRATE2=1
MOD3\FASTSLEWRATE3=1
MOD3\FASTSLEWRATE4=1
MOD3\FASTSLEWRATE5=1
MOD3\FASTSLEWRATE6=1
MOD3\FASTSLEWRATE7=1
MOD3\FASTSLEWRATE8=1
MOD3\LABEL1=
MOD3\LABEL2=
MOD3\LABEL3=
MOD3\LABEL4=
MOD3\LABEL5=
MOD3\LABEL6=
MOD3\LABEL7=
MOD3\LABEL8=
MOD3\SLOWSLEWRATE1=1
MOD3\SLOWSLEWRATE2=1
MOD3\SLOWSLEWRATE3=1
MOD3\SLOWSLEWRATE4=1
```

```
MOD3\SLOWSLEWRATE5=1
MOD3\SLOWSLEWRATE6=1
MOD3\SLOWSLEWRATE7=1
MOD3\SLOWSLEWRATE8=1
MOD5\CLAMPHIGH=0.0
MOD5\CLAMPLOW=0.0
MOD5\PREAMPGAIN=0
PARAMETER0="Count=1"
PARAMETERS=1
PIXELCOUNT=2
RAWENABLE=1
RAWENDLINE=1
RAWSAMPLES=2048
RAWSEL=0
RAWSTARTLINE=0
RAWSTARTPIXEL=0
SAMPLEMODE=0
SHD1=600
SHD2=900
SHP1=100
SHP2=400
STATE0\CONTROL="0,0"
STATE0\MOD5="1,0"
STATE0\NAME=Reset
STATE1\CONTROL="0,F"
STATE1\MOD5="0,0"
STATE1\NAME=Idle
STATE2\CONTROL="2,D"
STATE2\MOD5="0,1"
STATE2\NAME=Frame
STATE3\CONTROL="4,B"
STATE3\MOD5="0,1"
STATE3\NAME=Line
STATE4\CONTROL="8,7"
STATE4\MOD5="0,1"
STATE4\NAME=Pixel
STATE5\CONTROL="0,F"
STATE5\MOD5="1,0"
STATE5\NAME=Clamp
STATE6\CONTROL="0,1"
STATE6\MOD5="0,1"
STATE6\NAME=A
STATE7\CONTROL="0,1"
```

```
STATE7\MOD5="0,1"
STATE7\NAME=B
STATE8\CONTROL="0,1"
STATE8\MOD5="0,1"
STATE8\NAME=C
STATE9\CONTROL="0,1"
STATE9\MOD5="0,1"
STATE9\NAME=D
STATE10\NAME=X
STATE10\CONTROL="0,F"
STATE10\MOD5="0,1"
STATES=11
TAPLINE0="AD1L, 1.0, 100"
TAPLINES=1
TRIGOUTFORCE=0
TRIGOUTINVERT=0
TRIGOUTLEVEL=0
TRIGOUTPOWER=0
```